JPH0636595Y2 - 半導体集積回路装置 - Google Patents
半導体集積回路装置Info
- Publication number
- JPH0636595Y2 JPH0636595Y2 JP11134085U JP11134085U JPH0636595Y2 JP H0636595 Y2 JPH0636595 Y2 JP H0636595Y2 JP 11134085 U JP11134085 U JP 11134085U JP 11134085 U JP11134085 U JP 11134085U JP H0636595 Y2 JPH0636595 Y2 JP H0636595Y2
- Authority
- JP
- Japan
- Prior art keywords
- input
- output
- protection
- lsi
- semiconductor integrated
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
- 239000004065 semiconductor Substances 0.000 title claims description 5
- 238000010586 diagram Methods 0.000 description 7
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 4
- 229910052782 aluminium Inorganic materials 0.000 description 4
- 230000002093 peripheral effect Effects 0.000 description 4
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 3
- 229920005591 polysilicon Polymers 0.000 description 3
- 238000003491 array Methods 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/0555—Shape
- H01L2224/05552—Shape in top view
- H01L2224/05554—Shape in top view being square
Landscapes
- Semiconductor Integrated Circuits (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP11134085U JPH0636595Y2 (ja) | 1985-07-19 | 1985-07-19 | 半導体集積回路装置 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP11134085U JPH0636595Y2 (ja) | 1985-07-19 | 1985-07-19 | 半導体集積回路装置 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS6219756U JPS6219756U (enExample) | 1987-02-05 |
| JPH0636595Y2 true JPH0636595Y2 (ja) | 1994-09-21 |
Family
ID=30991172
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP11134085U Expired - Lifetime JPH0636595Y2 (ja) | 1985-07-19 | 1985-07-19 | 半導体集積回路装置 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPH0636595Y2 (enExample) |
-
1985
- 1985-07-19 JP JP11134085U patent/JPH0636595Y2/ja not_active Expired - Lifetime
Also Published As
| Publication number | Publication date |
|---|---|
| JPS6219756U (enExample) | 1987-02-05 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| EP0133958B1 (en) | A masterslice semiconductor device | |
| US4811073A (en) | Gate array arrangement | |
| US4611236A (en) | Masterslice semiconductor device | |
| JPH02234469A (ja) | Cadによってレイアウトされた2金属層集積回路ゲート・アレイ | |
| EP0093003B1 (en) | Gate array large scale integrated circuit devices | |
| US4511914A (en) | Power bus routing for providing noise isolation in gate arrays | |
| JPH058585B2 (enExample) | ||
| US5378941A (en) | Bipolar transistor MOS transistor hybrid semiconductor integrated circuit device | |
| JPH073840B2 (ja) | 半導体集積回路 | |
| US5539246A (en) | Microelectronic integrated circuit including hexagonal semiconductor "gate " device | |
| JPH0480538B2 (enExample) | ||
| JPS5947770A (ja) | 半導体装置 | |
| JPH0636595Y2 (ja) | 半導体集積回路装置 | |
| US5506428A (en) | Gate array LSI | |
| US5066996A (en) | Channelless gate array with a shared bipolar transistor | |
| JPH0578190B2 (enExample) | ||
| US5391943A (en) | Gate array cell with predefined connection patterns | |
| US5654563A (en) | Microelectronic integrated circuit including triangular semiconductor "or"g | |
| EP0074804B1 (en) | Semiconductor integrated circuit comprising a semiconductor substrate and interconnecting layers | |
| US3544860A (en) | Integrated power output circuit | |
| US5631581A (en) | Microelectronic integrated circuit including triangular semiconductor "and" gate device | |
| JPS5929440A (ja) | 半導体集積回路装置 | |
| JPH01152642A (ja) | 半導体集積回路 | |
| JP2652948B2 (ja) | 半導体集積回路 | |
| JPS59165436A (ja) | 半導体集積回路装置 |