JPH0628329B2 - Harmonic remover - Google Patents

Harmonic remover

Info

Publication number
JPH0628329B2
JPH0628329B2 JP58026271A JP2627183A JPH0628329B2 JP H0628329 B2 JPH0628329 B2 JP H0628329B2 JP 58026271 A JP58026271 A JP 58026271A JP 2627183 A JP2627183 A JP 2627183A JP H0628329 B2 JPH0628329 B2 JP H0628329B2
Authority
JP
Japan
Prior art keywords
signal
pulse signal
binary
output
low
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP58026271A
Other languages
Japanese (ja)
Other versions
JPS59153314A (en
Inventor
幸彦 尾形
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Canon Inc
Original Assignee
Canon Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Canon Inc filed Critical Canon Inc
Priority to JP58026271A priority Critical patent/JPH0628329B2/en
Publication of JPS59153314A publication Critical patent/JPS59153314A/en
Publication of JPH0628329B2 publication Critical patent/JPH0628329B2/en
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03HIMPEDANCE NETWORKS, e.g. RESONANT CIRCUITS; RESONATORS
    • H03H11/00Networks using active elements
    • H03H11/02Multiple-port networks
    • H03H11/04Frequency selective two-port networks
    • H03H11/12Frequency selective two-port networks using amplifiers with feedback
    • H03H11/1217Frequency selective two-port networks using amplifiers with feedback using a plurality of operational amplifiers

Landscapes

  • Filters And Equalizers (AREA)
  • Networks Using Active Elements (AREA)
  • Facsimile Image Signal Circuits (AREA)

Description

【発明の詳細な説明】 技術分野 本発明は高調波除去装置、特に低次の高調波を除去する
高調波除去装置に関するものである。
TECHNICAL FIELD The present invention relates to a harmonic elimination device, and more particularly to a harmonic elimination device for eliminating low-order harmonics.

従来技術 従来のフアクシミリ装置などにおいては、変調器の出力
から高調波成分の除去を行なうために低域通過フイルタ
(以下LPFと略称する)を用いていた。しかしフアクシ
ミリ装置などにおいて変調出力信号は2値信号である場
合が多く、3次高調波の成分を除去するためには高価な
LPFをその周波数専用に設けなければならなかつた。
2. Description of the Related Art In a conventional facsimile apparatus or the like, a low-pass filter (hereinafter abbreviated as LPF) is used to remove harmonic components from the output of a modulator. However, in many devices such as facsimile machines, the modulated output signal is often a binary signal, which is expensive to remove the third harmonic component.
The LPF had to be dedicated to that frequency.

目 的 本発明は以上に述べた問題点に鑑みて成されたもので、
2値信号から高周波成分をあらかじめ除去することがで
きる、構成が簡単で安価な高調波除去装置を提供するこ
とを目的とし、詳しくは、電話回線の周波数帯域内の周
波数を有する2値の第1パルス信号を出力するファクシ
ミリ手段と、前記ファクシミリ手段から出力された2値
の第1パルス信号を抵抗とコンデンサで構成された時定
数回路に印加し、前記時定数回路の出力波形を波形整形
回路で2値のパルス信号に変換することで前記第1パル
ス信号の遅延信号である第2パルス信号を出力する遅延
手段と、前記第1パルス信号と前記第2パルス信号とを
加算して、前記第1パルス信号の低次の高調波成分を減
じた加算信号を出力する加算手段と、前記加算信号に含
まれる高次の高調波を除去し、正弦波を出力することに
より電話回線の周波数帯域内の前記第1パルス信号の低
次高調波成分を除いた正弦波成分を出力するローパスフ
ィルタとを有することを特徴とする高調波除去装置を提
供することを目的とする。
The present invention is made in view of the above-mentioned problems,
An object of the present invention is to provide a simple and inexpensive harmonic wave removing device that can remove high frequency components from a binary signal in advance, and more specifically, a binary first signal having a frequency within a frequency band of a telephone line. A facsimile means for outputting a pulse signal and a binary first pulse signal output from the facsimile means are applied to a time constant circuit composed of a resistor and a capacitor, and an output waveform of the time constant circuit is applied by a waveform shaping circuit. A delay unit that outputs a second pulse signal that is a delayed signal of the first pulse signal by converting it into a binary pulse signal, and the first pulse signal and the second pulse signal are added to each other to obtain the second pulse signal. Adder means for outputting an addition signal obtained by subtracting low-order harmonic components of one pulse signal, and high-order harmonics contained in the addition signal are removed, and a sine wave is output to output a sine wave circuit. And to provide a harmonic elimination device, characterized in that it comprises a low-pass filter for outputting a sine wave component excluding the low-order harmonic components of said first pulse signal within a few bands.

実施例 以下図面に示す実施例に基づいて、本発明を詳細に説明
する。
EXAMPLES The present invention will be described in detail below based on examples shown in the drawings.

第1に本発明の高調波除去装置の一実施例を示す。First, an embodiment of the harmonic wave removing device of the present invention will be described.

同図において符号aで示すものは入力信号線で、この入
力信号線aから入力される2値信号はコンデサC1、抵
抗R1から構成された時定数回路1に入力される。この
時定数回路1の出力信号線bはコンパレータなどによる
波形整形回路2に接続されている。
In the figure, reference numeral a indicates an input signal line, and a binary signal input from the input signal line a is input to a time constant circuit 1 composed of a capacitor C1 and a resistor R1. The output signal line b of the time constant circuit 1 is connected to the waveform shaping circuit 2 such as a comparator.

また、入力信号線aから入力された、2値信号はバツフ
アアンプ4にも入力される。このバツフアアンプ4の出
力信号及び、前記の波形整形回路2の出力信号(信号線
c)はそれぞれ抵抗R2,R3を介して演算増幅器Q1の反
転入力端子に入力される。ただし、上記の波形整形回路
2の出力信号線cの信号は入力された2値信号より遅延
されたものとなり、バツフアアツプ4の出力信号は入力
された2値信号と同電圧の出力信号となる。
Further, the binary signal input from the input signal line a is also input to the buffer amplifier 4. The output signal of the buffer amplifier 4 and the output signal of the waveform shaping circuit 2 (signal line
c) is input to the inverting input terminal of the operational amplifier Q1 via the resistors R2 and R3, respectively. However, the signal on the output signal line c of the waveform shaping circuit 2 is delayed from the input binary signal, and the output signal of the buffer up 4 is an output signal having the same voltage as the input binary signal.

コンパレータ91の非反転入力端子は接地されており、
またその出力信号は抵抗R4を介して反転入力に帰還さ
れ、抵抗R2,R3を介して入力された信号を加算する
加算器3を構成している。
The non-inverting input terminal of the comparator 91 is grounded,
Further, the output signal thereof is fed back to the inverting input via the resistor R4, and constitutes an adder 3 for adding the signals input via the resistors R2 and R3.

以上のように構成された加算器3の出力信号線dはコン
デンサC2を介してLPF5に接続されており、このLPFを
経た出力信号は信号線eを介して出力される。
The output signal line d of the adder 3 configured as described above is connected to the LPF 5 via the capacitor C2, and the output signal passing through this LPF is output via the signal line e.

次に以上の構成における動作を第2図(a)〜(e)の波形図
を参照して説明する。
Next, the operation of the above configuration will be described with reference to the waveform charts of FIGS.

第2図(a)〜(e)に示した波形は、それぞれ第1図の各信
号線a〜eの動作時の各波形を示すのである。いま、信
号線aに第2図(a)に示すような2値信号が印加される
と、この波形は時定数回路1により遅延され、信号線b
に第2図(b)に示すような波形を生じる。
The waveforms shown in FIGS. 2 (a) to 2 (e) are the waveforms when the signal lines a to e of FIG. 1 are operating. Now, when a binary signal as shown in FIG. 2 (a) is applied to the signal line a, this waveform is delayed by the time constant circuit 1 and the signal line b
Then, a waveform as shown in FIG.

この信号線bの信号は、波形整形回路2を通過すること
により、第2図(c)に示すような遅延された2値信号を
得る。
The signal on the signal line b passes through the waveform shaping circuit 2 to obtain a delayed binary signal as shown in FIG. 2 (c).

この信号線cの波形はバツフアアンプ4の出力信号(信
号線aの信号と同電圧、同波形)と加算器3において加
算され、信号線dに適当な増幅率により、第2図(d)に
示すような3次高調波成分を除去された信号を得る。
The waveform of the signal line c is added to the output signal of the buffer amplifier 4 (the same voltage and the same waveform as the signal of the signal line a) in the adder 3, and is added to the signal line d by an appropriate amplification factor, as shown in FIG. A signal from which the third harmonic component is removed as shown is obtained.

さらに、この信号線dの信号をLPF5に通すことによ
り、より高次の高調波を除去し、第2図(e)に示すよう
な単一周波数成分による正弦波を信号線eに得ることが
できる。
Further, by passing the signal on the signal line d through the LPF 5, higher harmonics can be removed, and a sine wave having a single frequency component as shown in FIG. 2 (e) can be obtained on the signal line e. it can.

以上のようにして、高価なフイルタ回路を用いることな
く、3次高調波成分を除去できるので、適用するシステ
ムのコストダウンに役立つ。
As described above, the third harmonic component can be removed without using an expensive filter circuit, which is useful for reducing the cost of the system to which it is applied.

第1図に示した実施例では、加算器を用いているが、こ
れを減算器に代えても同様の効果を得ることができる。
Although the adder is used in the embodiment shown in FIG. 1, the same effect can be obtained by replacing the adder with a subtractor.

また、以上の構成における波形整形回路は、精度良く3
次高調波成分を除去するためには、コンパレータにより
構成するとよい。
In addition, the waveform shaping circuit having the above-described configuration can accurately measure
A comparator may be used to remove the second harmonic component.

以上に示した構成は、3次高調波成分を除去する回路で
あるが、時定数回路と波形整形回路の組み合わせを複数
個設けるようにすれば、5次以上のより高次の高調波成
分を除去することができる。
The configuration shown above is a circuit for removing the third-order harmonic component. However, if a plurality of combinations of the time constant circuit and the waveform shaping circuit are provided, higher-order higher-order harmonic components of the fifth or higher order can be obtained. Can be removed.

効 果 以上の説明から明らかな様に、本願発明によれば、入力
されるパルス信号を遅延し、原信号のパルスと加算して
ローパスフィルタに通すことにより、低次高調波成分を
除去するので、300Hz〜3400Hzの比較的低い
周波数帯域をもつ電話回線を使用するファクシミリ信号
の低次高調波成分を他のファクシミリ信号と誤認識する
ことを防ぐことができる。
Effect As is clear from the above description, according to the present invention, the low-order harmonic component is removed by delaying the input pulse signal, adding it to the pulse of the original signal, and passing it through a low-pass filter. , It is possible to prevent the low-order harmonic components of a facsimile signal using a telephone line having a relatively low frequency band of 300 Hz to 3400 Hz from being erroneously recognized as another facsimile signal.

【図面の簡単な説明】[Brief description of drawings]

第1図は本発明の高調波除去装置の回路構成の一実施例
を示す回路図、第2図(a)〜(e)は第1図中の各信号線の
信号波形を示す波形図である。 1……時定数回路、2……波形整形回路 3……加算器、4……バツフアアンプ 5……LPF、C1,C2……コンデンサ Q1……演算増幅器、R1〜R4……抵抗。
FIG. 1 is a circuit diagram showing an embodiment of the circuit configuration of the harmonic elimination device of the present invention, and FIGS. 2 (a) to (e) are waveform diagrams showing the signal waveforms of the respective signal lines in FIG. is there. 1 ... Time constant circuit, 2 ... Waveform shaping circuit 3 ... Adder, 4 ... Buffer amplifier 5 ... LPF, C1, C2 ... Capacitor Q1 ... Operational amplifier, R1-R4 ... Resistors.

Claims (1)

【特許請求の範囲】[Claims] 【請求項1】電話回線の周波数帯域内の周波数を有する
2値の第1パルス信号を出力するファクシミリ手段と、 前記ファクシミリ手段から出力された2値の第1パルス
信号を抵抗とコンデンサで構成された時定数回路に印加
し、前記時定数回路の出力波形を波形整形回路で2値の
パルス信号に変換することで前記第1パルス信号の遅延
信号である第2パルス信号を出力する遅延手段と、 前記第1パルス信号と前記第2パルス信号とを加算し
て、前記第1パルス信号の低次の高調波成分を減じた加
算信号を出力する加算手段と、 前記加算信号に含まれる高次の高調波を除去し、正弦波
を出力することにより電話回線の周波数帯域内の前記第
1パルス信号の低次高調波成分を除いた正弦波成分を出
力するローパスフィルタとを有することを特徴とする高
調波除去装置。
1. A facsimile means for outputting a binary first pulse signal having a frequency within a frequency band of a telephone line, and a binary first pulse signal output from the facsimile means with a resistor and a capacitor. A delay means for outputting a second pulse signal, which is a delay signal of the first pulse signal, by applying it to a time constant circuit and converting the output waveform of the time constant circuit into a binary pulse signal by a waveform shaping circuit. An addition unit that adds the first pulse signal and the second pulse signal to output an addition signal obtained by subtracting a low-order harmonic component of the first pulse signal, and a high-order signal included in the addition signal. And a low-pass filter that outputs a sine wave by removing the higher harmonics of the first pulse signal and outputs a sine wave component other than the low-order harmonic component of the first pulse signal in the frequency band of the telephone line. Harmonic rejection apparatus.
JP58026271A 1983-02-21 1983-02-21 Harmonic remover Expired - Lifetime JPH0628329B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP58026271A JPH0628329B2 (en) 1983-02-21 1983-02-21 Harmonic remover

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP58026271A JPH0628329B2 (en) 1983-02-21 1983-02-21 Harmonic remover

Publications (2)

Publication Number Publication Date
JPS59153314A JPS59153314A (en) 1984-09-01
JPH0628329B2 true JPH0628329B2 (en) 1994-04-13

Family

ID=12188611

Family Applications (1)

Application Number Title Priority Date Filing Date
JP58026271A Expired - Lifetime JPH0628329B2 (en) 1983-02-21 1983-02-21 Harmonic remover

Country Status (1)

Country Link
JP (1) JPH0628329B2 (en)

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6057104B2 (en) * 1978-01-24 1985-12-13 日本電気株式会社 Integrator with drift compensation characteristics
JPS5527728A (en) * 1978-08-17 1980-02-28 Matsushita Electric Ind Co Ltd Antenna device

Also Published As

Publication number Publication date
JPS59153314A (en) 1984-09-01

Similar Documents

Publication Publication Date Title
US5148163A (en) Digital to analog conversion circuit with dither and overflow prevention
JPH02214224A (en) Digital/analog converter
JP2009177835A (en) Device for signal-processing time discrete values
JPH0628329B2 (en) Harmonic remover
JPH04115722A (en) D/a converter
JP3125225B2 (en) Digital / analog converter
JPS63167523A (en) Digital/analog conversion circuit
JP3235108B2 (en) Digital protection relay
JP3003198B2 (en) Pulse width modulator
JPH09261052A (en) A/d converter
JPH01246912A (en) Low-pass filter
JP3142728B2 (en) Signal input circuit for 1-bit analog / digital converter
JPH05327511A (en) Digital/analog converter
JPS6165513A (en) Low pass filter
JP6346041B2 (en) Feedback type pulse width modulation A / D converter
JPH054349Y2 (en)
JPH01251919A (en) Digital/analog converter circuit
JP2548220B2 (en) Video signal processing device
JPH08149170A (en) Modulator
JPH01186019A (en) D/a converter
KR0157493B1 (en) Digital main emphasis circuit
JPS59158607A (en) Pulse width modulation and amplifier circuit
JP3645359B2 (en) Analog mute circuit
JP2525218B2 (en) Integrator circuit
JPS5669925A (en) Digital processing system