JPH06236985A - Solid-state image pick-up device - Google Patents

Solid-state image pick-up device

Info

Publication number
JPH06236985A
JPH06236985A JP50A JP2439793A JPH06236985A JP H06236985 A JPH06236985 A JP H06236985A JP 50 A JP50 A JP 50A JP 2439793 A JP2439793 A JP 2439793A JP H06236985 A JPH06236985 A JP H06236985A
Authority
JP
Japan
Prior art keywords
island region
type
type island
solid
state image
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP50A
Other languages
Japanese (ja)
Inventor
Mitsuo Tamura
光夫 田村
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Panasonic Holdings Corp
Original Assignee
Matsushita Electronics Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Matsushita Electronics Corp filed Critical Matsushita Electronics Corp
Priority to JP50A priority Critical patent/JPH06236985A/en
Publication of JPH06236985A publication Critical patent/JPH06236985A/en
Pending legal-status Critical Current

Links

Abstract

PURPOSE:To realize a CCD solid-state image pick-up element able to make a CCD solid-state image pick-up device and a high breakdown strength driving IC one chip without lowering a characteristic of a CD solid pick-up element. CONSTITUTION:The mutually electrically separated first p-type insular region 2 and second p-type insular region 3 are formed on an n-type substrate 1. An n-type insular region 4 is formed in the second p-type insular region 3 by high energy ion implantation. A photodetector part 5, a vertical transfer CCD 6, a horizontal transfer CCD 7 and a charge detection part 8 are formed in the first p-type insular region 2. A drive circuit 9 driving the vertical transfer CCD 6 and the horizontal transfer CCD 7 are constituted of a MOSFET formed on the second p-type insular region 3 and the n-type insular region 4.

Description

【発明の詳細な説明】Detailed Description of the Invention

【0001】[0001]

【産業上の利用分野】本発明は、ビデオカメラの撮像部
に用いることができる固体撮像装置に関するものであ
る。
BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a solid-state image pickup device which can be used in an image pickup section of a video camera.

【0002】[0002]

【従来の技術】ビデオカメラの撮像部に用いられるCC
D固体撮像素子の駆動手段としては、垂直転送CCDを
駆動するため、5Vのロジックレベルを+15V,0
V,−10Vの3値にレベル変換する高耐圧駆動ICが
必要である。
2. Description of the Related Art CC used in an image pickup section of a video camera
As a driving means of the D solid-state image pickup device, a 5V logic level is + 15V, 0 for driving a vertical transfer CCD.
It is necessary to have a high withstand voltage drive IC that converts the level into three values of V and -10V.

【0003】CCD固体撮像素子においては、n型基板
上に形成されたp型島領域の中に、受光部、電荷転送部
及び電荷検出部が形成されており、通常、n型基板は+
5V〜+10Vにバイアスされ、p型島領域は0Vにバ
イアスされている。
In a CCD solid-state image pickup device, a light receiving portion, a charge transfer portion and a charge detecting portion are formed in a p-type island region formed on an n-type substrate, and the n-type substrate is usually +.
The p-type island region is biased to 5V to + 10V and 0V.

【0004】一方、高耐圧駆動ICは、n型又はp型の
基板上に形成されたCMOSFETで構成されるが、デ
バイス構成上その基板電圧としては、n型又はp型の基
板にそれぞれ+15V又は−10Vがバイアスされる。
On the other hand, the high withstand voltage drive IC is composed of a CMOSFET formed on an n-type or p-type substrate, but the substrate voltage is +15 V or more on the n-type or p-type substrate due to the device configuration. -10V is biased.

【0005】[0005]

【発明が解決しようとする課題】ビデオカメラは超小
型、超軽量を目指しており、CCD固体撮像素子と高耐
圧駆動ICのワンチップが望まれているが、上記のよう
な従来のCCD固体撮像装置の構成では、CCD固体撮
像素子の基板電圧と高耐圧駆動ICの基板電圧とが異な
るため、ワンチップ化ができないという問題があった。
The video camera is aimed at ultra-compactness and ultra-lightness, and it is desired to provide a CCD solid-state image pickup device and a high-voltage drive IC on one chip. In the configuration of the device, there is a problem that the substrate voltage of the CCD solid-state image pickup device and the substrate voltage of the high withstand voltage drive IC are different, so that it cannot be integrated into one chip.

【0006】上記に鑑み、本発明は、CCD固体撮像素
子の特性を低下させることなく、CCD固体撮像素子と
高耐圧駆動ICとのワンチップ化が可能な固体撮像装置
を提供することを目的とする。
In view of the above, an object of the present invention is to provide a solid-state image pickup device in which the CCD solid-state image pickup element and the high withstand voltage drive IC can be integrated into one chip without deteriorating the characteristics of the CCD solid-state image pickup element. To do.

【0007】[0007]

【課題を解決するための手段】上記の目的を達成するた
めに、請求項1の発明は、受光部、電荷転送部及び電荷
検出部が形成される第1のp型島領域が形成された半導
体基板に、上記第1のP型島領域とは別に、電荷転送部
を駆動する高耐圧駆動回路を形成するための第2のp型
島領域を形成するものである。
In order to achieve the above-mentioned object, the invention of claim 1 forms a first p-type island region in which a light receiving portion, a charge transfer portion and a charge detecting portion are formed. In addition to the first P-type island region, a second p-type island region for forming a high breakdown voltage drive circuit for driving the charge transfer section is formed on the semiconductor substrate.

【0008】具体的に、請求項1の発明が講じた解決手
段は、n型基板上に互いに電気的に分離された第1のp
型島領域及び第2のp型島領域がそれぞれ形成され、上
記第1のp型島領域の中に受光部、電荷転送部及び電荷
検出部がそれぞれ形成され、上記第2のp型島領域の中
に高エネルギーイオンの注入によってn型島領域が形成
され、上記電荷転送部を駆動する駆動回路は上記第2の
p型島領域及び上記n型島領域に形成されたMOSFE
Tからなる構成である。
Specifically, the solution provided by the invention of claim 1 is the first p-type electrically isolated from each other on the n-type substrate.
A second p-type island region and a second p-type island region, and a light receiving portion, a charge transfer portion, and a charge detection portion are formed in the first p-type island region. An n-type island region is formed by implanting high-energy ions in the inside, and a drive circuit for driving the charge transfer unit is a MOSFE formed in the second p-type island region and the n-type island region.
It is composed of T.

【0009】また、請求項2の発明は、上記駆動回路の
設計自由度を得るため、請求項1の構成に、上記第2の
p型島領域は高エネルギーイオンの注入によって形成さ
れているという構成を付加するものである。
According to a second aspect of the present invention, in order to obtain the degree of freedom in designing the drive circuit, the second p-type island region is formed by implanting high-energy ions in the configuration of the first aspect. The configuration is added.

【0010】[0010]

【作用】請求項1の構成により、第1のp型島領域が形
成されたn型基板に上記第1のp型島領域と電気的に分
離して第2のp型島領域を形成すると共に該第2のp型
島領域の中にn型島領域を形成し、上記第2のp型島領
域及びn型島領域に形成されたMOSFETによって電
荷転送部を駆動する駆動回路を構成したため、n型基板
に+5V〜+10Vを、第1のp型島領域に0Vを、第
2のp型島領域に−10Vを、n型島領域に+15Vを
それぞれバイアスすることができる。
According to the structure of claim 1, a second p-type island region is formed on the n-type substrate having the first p-type island region electrically isolated from the first p-type island region. In addition, an n-type island region is formed in the second p-type island region, and a drive circuit for driving the charge transfer unit is constituted by the MOSFETs formed in the second p-type island region and the n-type island region. , + 5V to + 10V can be biased to the n-type substrate, 0V to the first p-type island region, -10V to the second p-type island region, and + 15V to the n-type island region.

【0011】また、n型島領域を高エネルギーイオンの
注入によって形成したため、高温且つ長時間のドライブ
イン工程を必要とすることなくn型領域を形成すること
ができる。
Further, since the n-type island region is formed by implanting high energy ions, the n-type region can be formed without requiring a high temperature and long drive-in process.

【0012】さらに、請求項2の構成により、第2のp
型島領域を高エネルギーイオンの注入によって形成した
ため、電荷転送部を駆動する駆動回路の設計自由度を得
ることができる。
Further, according to the structure of claim 2, the second p
Since the mold island region is formed by implanting high-energy ions, it is possible to obtain a degree of freedom in designing a drive circuit that drives the charge transfer unit.

【0013】[0013]

【実施例】以下、本発明の実施例を図面を参照しながら
説明する。
Embodiments of the present invention will be described below with reference to the drawings.

【0014】図1は、本発明の一実施例に係るCCD固
体撮像装置の概略構成を示しており、同図において、1
はn型基板であって、該n型基板1の中には、同時に形
成され且つ互いに電気的に分離している第1のp型島領
域2及び第2のp型島領域3が形成されている。第2の
p型島領域3の中には高エネルギーイオンの注入によっ
てn型島領域4が形成されている。
FIG. 1 shows a schematic structure of a CCD solid-state image pickup device according to an embodiment of the present invention. In FIG.
Is an n-type substrate, and in the n-type substrate 1, a first p-type island region 2 and a second p-type island region 3 which are simultaneously formed and electrically isolated from each other are formed. ing. An n-type island region 4 is formed in the second p-type island region 3 by implanting high energy ions.

【0015】第1のp型島領域2の中には、二次元状に
配列された受光部5、電荷転送部としての垂直転送CC
D6及び水平転送CCD7並びに電荷検出部8がそれぞ
れ形成されている。また、第2のp型島領域2の中に
は、該第2のp型島領域2及びn型島領域4に形成され
たMOSFETからなり垂直転送CCDを駆動する駆動
回路9が形成されている。
In the first p-type island region 2, there are two-dimensionally arranged light receiving portions 5, and vertical transfer CCs as charge transfer portions.
The D6, the horizontal transfer CCD 7, and the charge detection unit 8 are formed respectively. Further, in the second p-type island region 2, a drive circuit 9 for driving the vertical transfer CCD is formed which is composed of MOSFETs formed in the second p-type island region 2 and the n-type island region 4. There is.

【0016】以下、上記のように構成された固体撮像装
置の動作を説明する。
The operation of the solid-state image pickup device configured as described above will be described below.

【0017】第1のp型島領域2と第2のp型島領域3
は、電気的に互いに分離しているので、CCD固体撮像
素子及び高耐圧駆動ICにそれぞれに最適な電圧をバイ
アスすることができる。すなわちCCD固体撮像素子が
形成された第1のp型島領域2は0Vにバイアスするこ
とができ、且つ高耐圧駆動ICである駆動回路9を構成
する第2のp型島領域3は−10Vにバイアスすること
ができる。
First p-type island region 2 and second p-type island region 3
Are electrically separated from each other, it is possible to bias optimum voltages to the CCD solid-state imaging device and the high breakdown voltage drive IC. That is, the first p-type island region 2 on which the CCD solid-state image sensor is formed can be biased to 0V, and the second p-type island region 3 forming the drive circuit 9 which is a high breakdown voltage drive IC has −10V. Can be biased to.

【0018】また、n型島領域4は、第2のp型島領域
3の中に形成されておりn型基板1と電気的に分離され
ているので、n型島領域4及びn型基板1には、高耐圧
駆動IC及びCCD固体撮像素子にとってそれぞれ最適
な電圧をバイアスすることができる。すなわち高耐圧駆
動ICである駆動回路9を構成するn型島領域4は+1
5Vにバイアスすることができ、n型基板1は+5V〜
+10Vにバイアスすることができる。
Further, since the n-type island region 4 is formed in the second p-type island region 3 and is electrically isolated from the n-type substrate 1, the n-type island region 4 and the n-type substrate 4 are formed. 1, the optimum voltage can be biased for the high withstand voltage drive IC and the CCD solid-state image pickup device. That is, the n-type island region 4 forming the drive circuit 9 which is a high breakdown voltage drive IC is +1
It can be biased to 5V, and the n-type substrate 1 is + 5V ~
It can be biased to + 10V.

【0019】高耐圧駆動ICを構成するn型島領域4
は、耐圧を維持するためにn型基板1の深さ方向に深い
ものでなければならず、通常、イオン注入後に高温且つ
長時間のドライブイン工程を必要とする。この、高温且
つ長時間のドライブイン工程はCCD固体撮像素子の特
性に大きな影響を与える。
N-type island region 4 which constitutes a high voltage drive IC
Must be deep in the depth direction of the n-type substrate 1 in order to maintain the breakdown voltage, and usually requires a high temperature and long drive-in step after ion implantation. This high-temperature and long-time drive-in process has a great influence on the characteristics of the CCD solid-state imaging device.

【0020】しかしながら、本実施例の固体撮像装置
は、n型島領域4を高エネルギー注入により形成するの
で、高温且つ長時間のドライブイン工程を必要としな
い。従って、CCD固体撮像素子の特性に影響を与える
ことなく、耐圧を維持するのに十分な深さを有するn型
島領域4の形成が可能である。
However, since the solid-state image pickup device of this embodiment forms the n-type island region 4 by high-energy implantation, it does not require a high temperature and long drive-in process. Therefore, it is possible to form the n-type island region 4 having a sufficient depth to maintain the breakdown voltage without affecting the characteristics of the CCD solid-state imaging device.

【0021】尚、本実施例では、第1のp型島領域2と
同時に第2のp型島領域3も形成し、第2のp型島領域
3の中のn型島領域4のみを高エネルギー注入により形
成したが、第2のp型島領域3も高エネルギーイオン注
入により形成することによって高耐圧駆動ICの設計自
由度の向上を図ることができる。
In this embodiment, the second p-type island region 3 is formed simultaneously with the first p-type island region 2, and only the n-type island region 4 in the second p-type island region 3 is formed. Although the second p-type island region 3 is formed by high-energy implantation, the design flexibility of the high breakdown voltage drive IC can be improved by forming the second p-type island region 3 by high-energy ion implantation.

【0022】[0022]

【発明の効果】以上説明したように、請求項1の発明に
係る固体撮像装置によると、第1のp型島領域が形成さ
れたn型基板に上記第1のp型島領域と電気的に分離し
て第2のp型島領域を形成すると共に該第2のp型島領
域の中にn型島領域を形成し、第1のP型島領域の中に
受光部、電荷転送部及び電荷検出部を形成し、上記第2
のp型島領域及びn型島領域に形成されたMOSFET
によって電荷転送部を駆動する駆動回路を構成したた
め、それぞれの領域に最適なバイアス、つまりn型基板
に+5V〜+10Vのバイアスを、第1のp型島領域に
0Vのバイアスを、第2のp型島領域に−10Vのバイ
アスを、n型島領域に+15Vのバイアスをそれぞれ印
加することができるので、CCD固体撮像素子の特性を
低下させることなくCCD固体撮像素子と高耐圧駆動I
Cとのワンチップ化が可能になる。
As described above, according to the solid-state image pickup device of the first aspect of the present invention, the first p-type island region is electrically connected to the n-type substrate in which the first p-type island region is formed. To form a second p-type island region, an n-type island region is formed in the second p-type island region, and a light receiving portion and a charge transfer portion are formed in the first P-type island region. And a charge detection unit, and the second
Formed in p-type island region and n-type island region
Since the drive circuit for driving the charge transfer unit is configured by the above, an optimum bias for each region, that is, a bias of +5 V to +10 V for the n-type substrate, a bias of 0 V for the first p-type island region, and a second p-type region. Since a bias of −10 V can be applied to the type island region and a bias of +15 V can be applied to the n type island region, respectively, the CCD solid-state image sensor and the high withstand voltage drive I can be applied without degrading the characteristics of the CCD solid-state image sensor.
A single chip with C becomes possible.

【0023】また、n型領域を高エネルギーイオンの注
入によって形成したため、高温且つ長時間のドライブイ
ン工程を必要とすることなくn型島領域を形成すること
ができるので、CCD固体撮像素子の特性に影響を与え
ることなく、耐圧を維持するのに十分な深さを有するn
型島領域の形成が可能になる。
Further, since the n-type region is formed by implanting high-energy ions, the n-type island region can be formed without requiring a high temperature and long drive-in process. N with a sufficient depth to maintain the breakdown voltage without affecting the
It becomes possible to form a pattern island region.

【0024】さらに、請求項2の発明に係る固体撮像装
置によると、第2のp型島領域を高エネルギーイオンの
注入によって形成したため、電荷転送部を駆動する駆動
回路の設計自由度が得られる。
Further, according to the solid-state image pickup device of the second aspect of the present invention, since the second p-type island region is formed by implanting high-energy ions, the degree of freedom in designing the drive circuit for driving the charge transfer section can be obtained. .

【図面の簡単な説明】[Brief description of drawings]

【図1】本発明の一実施例に係る固体撮像装置の概略構
成図である。
FIG. 1 is a schematic configuration diagram of a solid-state imaging device according to an embodiment of the present invention.

【符号の説明】[Explanation of symbols]

1 n型基板 2 第1のp型島領域 3 第2のp型島領域 4 n型島領域 5 受光部 6 垂直転送CCD(電荷転送部) 7 水平転送CCD(電荷転送部) 8 電荷検出部 9 垂直転送CCDを駆動する駆動回路 1 n-type substrate 2 first p-type island region 3 second p-type island region 4 n-type island region 5 light receiving part 6 vertical transfer CCD (charge transfer part) 7 horizontal transfer CCD (charge transfer part) 8 charge detection part 9 Driving circuit for driving vertical transfer CCD

Claims (2)

【特許請求の範囲】[Claims] 【請求項1】 n型基板上に互いに電気的に分離された
第1のp型島領域及び第2のp型島領域がそれぞれ形成
され、上記第1のp型島領域の中に受光部、電荷転送部
及び電荷検出部がそれぞれ形成され、上記第2のp型島
領域の中に高エネルギーイオンの注入によってn型島領
域が形成され、上記電荷転送部を駆動する駆動回路は上
記第2のp型島領域及び上記n型島領域に形成されたM
OSFETからなることを特徴とする固体撮像装置。
1. A first p-type island region and a second p-type island region, which are electrically isolated from each other, are formed on an n-type substrate, and a light receiving portion is formed in the first p-type island region. , A charge transfer part and a charge detection part are respectively formed, and an n-type island region is formed by implanting high-energy ions into the second p-type island region, and the drive circuit for driving the charge transfer part is 2 formed in the p-type island region and the n-type island region
A solid-state imaging device comprising an OSFET.
【請求項2】 上記第2のp型島領域は高エネルギーイ
オンの注入によって形成されていることを特徴とする請
求項1に記載の固体撮像装置。
2. The solid-state imaging device according to claim 1, wherein the second p-type island region is formed by implanting high energy ions.
JP50A 1993-02-12 1993-02-12 Solid-state image pick-up device Pending JPH06236985A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP50A JPH06236985A (en) 1993-02-12 1993-02-12 Solid-state image pick-up device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP50A JPH06236985A (en) 1993-02-12 1993-02-12 Solid-state image pick-up device

Publications (1)

Publication Number Publication Date
JPH06236985A true JPH06236985A (en) 1994-08-23

Family

ID=12137038

Family Applications (1)

Application Number Title Priority Date Filing Date
JP50A Pending JPH06236985A (en) 1993-02-12 1993-02-12 Solid-state image pick-up device

Country Status (1)

Country Link
JP (1) JPH06236985A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100262286B1 (en) * 1996-03-12 2000-07-15 마찌다 가쯔히꼬 Amplification type solid-state image pick-up device

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100262286B1 (en) * 1996-03-12 2000-07-15 마찌다 가쯔히꼬 Amplification type solid-state image pick-up device

Similar Documents

Publication Publication Date Title
KR100683304B1 (en) Solid-state image sensor
JP3254865B2 (en) Camera device
US8716719B2 (en) Solid-state imaging device, method of manufacturing solid-state imaging device, and electronic apparatus
JP3554483B2 (en) CMOS solid-state imaging device
JP3932399B2 (en) CMOS image sensor capable of increasing punch-through voltage and current collection amount of photodiode, and manufacturing method thereof
US7030433B2 (en) Solid-state imaging device and method of manufacturing the same
US8907375B2 (en) Method of manufacturing semiconductor device, solid-state imaging device, and solid-state imaging apparatus
JP2004259733A (en) Solid-state image pickup device
US7061033B2 (en) Solid-state imaging device
US7015521B2 (en) Solid-state imaging device and driving method of the same
US20050269608A1 (en) Active pixel sensor with improved signal to noise ratio
US7411234B2 (en) CMOS image sensor having impurity diffusion region separated from isolation region
JP6910005B2 (en) Solid-state image sensor
JP3635279B2 (en) Solid-state imaging device, manufacturing method thereof, and interline transfer type CCD image sensor
JPH06236985A (en) Solid-state image pick-up device
US20220238470A1 (en) Semiconductor element, apparatus, and chip
KR970067917A (en) Amplifying Solid State Imaging Device and Manufacturing Method Thereof
JPH05129572A (en) Solid-state image sensor
US7067860B2 (en) Solid-state imaging device
US20060151783A1 (en) Semiconductor integrated circuit device
JPH01184954A (en) Solid-state image sensing device
JP2004260185A (en) Vertical charge transfer active pixel sensor
JP2007123680A (en) Solid state image sensor
WO2019180898A1 (en) Solid-state imaging element
KR20230157334A (en) Imaging elements and imaging devices

Legal Events

Date Code Title Description
A02 Decision of refusal

Free format text: JAPANESE INTERMEDIATE CODE: A02

Effective date: 20011030