JPH06216491A - Mounting structure of semiconductor package onto printed wiring board - Google Patents

Mounting structure of semiconductor package onto printed wiring board

Info

Publication number
JPH06216491A
JPH06216491A JP458893A JP458893A JPH06216491A JP H06216491 A JPH06216491 A JP H06216491A JP 458893 A JP458893 A JP 458893A JP 458893 A JP458893 A JP 458893A JP H06216491 A JPH06216491 A JP H06216491A
Authority
JP
Japan
Prior art keywords
semiconductor package
wiring board
printed wiring
heat
conductor
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Withdrawn
Application number
JP458893A
Other languages
Japanese (ja)
Inventor
Kaoru Mukai
薫 向井
Yasushi Mifuji
恭史 御藤
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Panasonic Electric Works Co Ltd
Original Assignee
Matsushita Electric Works Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Matsushita Electric Works Ltd filed Critical Matsushita Electric Works Ltd
Priority to JP458893A priority Critical patent/JPH06216491A/en
Publication of JPH06216491A publication Critical patent/JPH06216491A/en
Withdrawn legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/30Assembling printed circuits with electric components, e.g. with resistor
    • H05K3/303Surface mounted components, e.g. affixing before soldering, aligning means, spacing means
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/30Assembling printed circuits with electric components, e.g. with resistor
    • H05K3/32Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits
    • H05K3/328Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits by welding

Abstract

PURPOSE:To prevent a defect as an electrical short circuit and the degradation of an electrical insulating property. CONSTITUTION:A semiconductor chip 2 is mounted on one face of a substrate 1, and a thermally melting conductor object 3 is for on the other face of the substrate 1. The semiconductor chip and the thermally melting conductor object 3 are connected electrically, and a semiconductor package 4 is formed. The thermally melting conductor object 3 is thermally melted and bonded to the surface of a printed wiring board 5, the semiconductor package 4 is mounted on the printed wiring board 5, and a spacer 6 used to keep the interval between the printed wiring board 5 and the semiconductor package 4 definite is installed between them. It is possible to ensure the interval corresponding to the thickness of the spacer 6 between the printed wiring board 5 and the semiconductor package 4, and it is possible to prevent the thermally melting conductor object 3 from being spread to the circumference when it is crushed excessively. In addition, the title mounting structure can be cleaned sufficiently.

Description

【発明の詳細な説明】Detailed Description of the Invention

【0001】[0001]

【産業上の利用分野】本発明は、IC等の半導体チップ
を実装した半導体パッケージをプリント配線板に実装し
た半導体装置に関するものである。
BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a semiconductor device in which a semiconductor package having a semiconductor chip such as an IC mounted thereon is mounted on a printed wiring board.

【0002】[0002]

【従来の技術】従来より半導体装置は、プリント配線板
5に半導体チップ2を搭載した半導体パッケージ4を実
装することによって形成されていた。半導体パッケージ
4は図8(a)、(b)に示すように、プリント配線板
等の基板1の片面にICなどの半導体チップ2を搭載す
ると共にその他面に半田等の熱溶融型導体物3をボール
状にして設け、半導体チップ2と熱溶融型導体物3とを
ボンディングワイヤー7を介して電気的に接続すること
によって形成されている。そしてこの半導体パッケージ
4の熱溶融型導体物3を熱溶融付着させてプリント配線
板5の表面に実装し、半導体パッケージ4とプリント配
線板5とを電気的に接続することによって図7に示すよ
うな半導体装置が形成されるものである。この半導体装
置の半導体パッケージ4とプリント配線板5の間隔(図
中Lで示す)は、熱溶融付着して押し潰れた熱溶融型導
体物3の厚さによって規定されるものであった。
2. Description of the Related Art Conventionally, a semiconductor device has been formed by mounting a semiconductor package 4 having a semiconductor chip 2 mounted on a printed wiring board 5. As shown in FIGS. 8A and 8B, a semiconductor package 4 has a semiconductor chip 2 such as an IC mounted on one surface of a substrate 1 such as a printed wiring board, and a heat melting type conductor 3 such as solder on the other surface. Is formed in a ball shape, and the semiconductor chip 2 and the heat-melting conductor 3 are electrically connected via a bonding wire 7. Then, the heat-fusible conductor 3 of the semiconductor package 4 is heat-melted and adhered and mounted on the surface of the printed wiring board 5, and the semiconductor package 4 and the printed wiring board 5 are electrically connected to each other, as shown in FIG. A semiconductor device is formed. The distance between the semiconductor package 4 and the printed wiring board 5 of this semiconductor device (indicated by L in the drawing) is defined by the thickness of the heat-melting conductor 3 which is melted and adhered and crushed.

【0003】[0003]

【発明が解決しようとする課題】しかし上記のように半
導体パッケージ4の熱溶融型導体物3を熱溶融付着させ
てプリント配線板5に実装すると、熱溶融型導体物3が
潰れ過ぎて周囲に広がり、半導体パッケージ4やプリン
ト配線板5が電気的短絡不良を起こす恐れがあった。ま
た熱溶融型導体物3が潰れ過ぎて厚みが薄くなることに
よって半導体パッケージ4とプリント配線板5の間隔
(図中Lで示す)が狭くなり、フロンや溶剤等による洗
浄が不十分となって、半導体装置に電気的絶縁性劣化を
起こす恐れがあった。
However, when the heat-melting conductor 3 of the semiconductor package 4 is heat-melted and adhered and mounted on the printed wiring board 5 as described above, the heat-melting conductor 3 is excessively crushed and is surrounded by the surroundings. There is a risk that the semiconductor package 4 and the printed wiring board 5 may spread and cause an electrical short circuit failure. Further, since the heat-melting type conductor 3 is excessively crushed and the thickness thereof is reduced, the distance between the semiconductor package 4 and the printed wiring board 5 (indicated by L in the figure) is narrowed, and the cleaning with freon or a solvent is insufficient. However, there is a fear that the electrical insulation of the semiconductor device may deteriorate.

【0004】本発明は上記の点に鑑みてなされたもので
あり、電気的短絡不良や電気的絶縁性劣化を防止するこ
とができるプリント配線板への半導体パッケージの実装
構造を提供することを目的とするものである。
The present invention has been made in view of the above points, and it is an object of the present invention to provide a mounting structure of a semiconductor package on a printed wiring board, which can prevent an electrical short circuit defect and an electrical insulation deterioration. It is what

【0005】[0005]

【課題を解決するための手段】本発明に係るプリント配
線板への半導体パッケージの実装構造は、基板1の片面
に半導体チップ2を搭載すると共に基板1の他面に熱溶
融型導体物3を設け、半導体チップ2と熱溶融型導体物
3を電気的に接続して半導体パッケージ4を形成し、プ
リント配線板5の表面に熱溶融型導体物3を熱溶融付着
させて半導体パッケージ4をプリント配線板5に実装す
ると共にプリント配線板5と半導体パッケージ4の間に
その間隔を一定にするためのスペーサー6を設けて成る
ことを特徴とするものである。
According to a mounting structure of a semiconductor package on a printed wiring board according to the present invention, a semiconductor chip 2 is mounted on one surface of a substrate 1 and a heat melting type conductor 3 is mounted on the other surface of the substrate 1. Provided, the semiconductor chip 2 and the heat-melting conductor 3 are electrically connected to form a semiconductor package 4, and the heat-melting conductor 3 is heat-melted and adhered to the surface of the printed wiring board 5 to print the semiconductor package 4. It is characterized in that it is mounted on the wiring board 5 and a spacer 6 is provided between the printed wiring board 5 and the semiconductor package 4 so as to keep the distance therebetween constant.

【0006】[0006]

【作用】プリント配線板5の表面に熱溶融型導体物3を
熱溶融付着させて半導体パッケージ4をプリント配線板
5に実装すると共にプリント配線板5と半導体パッケー
ジ4の間にその間隔を一定にするためのスペーサー6を
設けたので、プリント配線板5と半導体パッケージ4の
間にスペーサー6の厚みの間隔を確保することができ、
熱溶融型導体物3が潰れ過ぎて周囲に広がらないように
することができる。また洗浄を十分におこなうことがで
きる。
The heat-fusible conductor 3 is heat-melted and adhered to the surface of the printed wiring board 5 to mount the semiconductor package 4 on the printed wiring board 5, and the space between the printed wiring board 5 and the semiconductor package 4 is fixed. Since the spacer 6 is provided for the purpose of ensuring the thickness of the spacer 6 between the printed wiring board 5 and the semiconductor package 4,
It is possible to prevent the heat-melting type conductor 3 from being excessively crushed and spreading to the surroundings. In addition, the washing can be sufficiently performed.

【0007】[0007]

【実施例】以下本発明を実施例によって詳述する。基板
1はプリント配線板等で形成され、その片面の略中央に
は半導体チップ2を搭載するための凹部8が凹設してあ
ると共に基板1の他面にはボール状の熱溶融型導体物3
が一定間隔で縦横に並べて設けられている。熱溶融型導
体物3は半田、銅ペースト、タングステンペーストなど
であり、熱することによって流動性を示し、常温で固化
するものである。そして基板1の凹部8内に半導体チッ
プ2を搭載すると共に半導体チップ2と熱溶融型導体物
3とをボンディングワイヤー7を介して電気的に接続す
ることによって半導体パッケージ4が形成される。図2
(a)、(b)に示すようにこの半導体パッケージ4の
熱溶融型導体物3を形成した面には、樹脂成形物や金属
成形物等のスペーサー6が熱硬化型接着剤で接着したり
半田等で金属結合させることによって取り付けてある。
このスペーサー6は熱溶融型導体物3の縦横の列の間の
基板1に取り付けられ、またその厚みは良好な洗浄性や
電気的導通性から考慮すると0.1mmから0.3mm
程度が望ましい。このような半導体パッケージ4を熱溶
融型導体物3を熱溶融付着させてプリント配線板5の表
面に半導体パッケージ4を実装し、半導体パッケージ4
とプリント配線板5とを電気的に接続することによって
図1に示すような半導体装置が形成されるものである。
EXAMPLES The present invention will be described in detail below with reference to examples. The substrate 1 is formed of a printed wiring board or the like, and a recess 8 for mounting the semiconductor chip 2 is provided in the center of one surface of the substrate 1 and the other surface of the substrate 1 is a ball-shaped heat-melting conductor. Three
Are provided side by side vertically and horizontally at regular intervals. The hot-melt conductor 3 is solder, copper paste, tungsten paste, or the like, which exhibits fluidity when heated and solidifies at room temperature. Then, the semiconductor chip 2 is mounted in the recess 8 of the substrate 1, and the semiconductor chip 2 and the heat-melting conductor 3 are electrically connected via the bonding wire 7 to form the semiconductor package 4. Figure 2
As shown in (a) and (b), a spacer 6 such as a resin molded product or a metal molded product is adhered to the surface of the semiconductor package 4 on which the heat-meltable conductor 3 is formed with a thermosetting adhesive. It is attached by metal bonding with solder or the like.
The spacer 6 is attached to the substrate 1 between the vertical and horizontal rows of the heat-meltable conductor 3, and its thickness is 0.1 mm to 0.3 mm in consideration of good cleaning property and electrical conductivity.
The degree is desirable. The semiconductor package 4 is mounted on the surface of the printed wiring board 5 by heat-melting and attaching the semiconductor package 4 to the semiconductor package 4.
The semiconductor device as shown in FIG. 1 is formed by electrically connecting the printed wiring board 5 and the printed wiring board 5.

【0008】このようにして半導体パッケージ4とプリ
ント配線板5の間にスペーサー6を設けることによっ
て、半導体パッケージ4とプリント配線板5の間にスペ
ーサー6の厚みの間隔(図中Lで示す)を確保すること
ができるものであり、半導体パッケージ4の熱溶融型導
体物3を熱溶融付着させてプリント配線板5の表面に半
導体パッケージ4を実装する際に、熱溶融型導体物3が
潰れ過ぎて周囲に広がることがないようにすることがで
きる。また半導体パッケージ4とプリント配線板5の間
に洗浄剤を容易に流通させることができるようになり、
洗浄を十分におこなうことができる。
By providing the spacer 6 between the semiconductor package 4 and the printed wiring board 5 in this manner, the thickness interval (indicated by L in the figure) of the spacer 6 is provided between the semiconductor package 4 and the printed wiring board 5. When the semiconductor package 4 is mounted on the surface of the printed wiring board 5 by heat-melting and adhering the heat-melting conductor 3 of the semiconductor package 4, the heat-melting conductor 3 is excessively crushed. Can be prevented from spreading around. Further, the cleaning agent can be easily distributed between the semiconductor package 4 and the printed wiring board 5,
It can be sufficiently washed.

【0009】図4(a)、(b)には半導体パッケージ
4の他の実施例が示してある。この半導体パッケージ4
の基板1には熱溶融型導体物3を設けた面に開口する取
付穴9が形成してあり、スペーサー6をこの取付穴9に
圧入することによって取り付けるようにしたものであ
る。この半導体パッケージ4を上記実施例と同様にして
プリント配線板5に実装することによって図3に示すよ
うな半導体装置が形成されるものである。
FIGS. 4A and 4B show another embodiment of the semiconductor package 4. This semiconductor package 4
The substrate 1 is provided with a mounting hole 9 opening on the surface on which the heat-meltable conductor 3 is provided, and the spacer 6 is mounted by press fitting into the mounting hole 9. The semiconductor device as shown in FIG. 3 is formed by mounting the semiconductor package 4 on the printed wiring board 5 in the same manner as in the above embodiment.

【0010】図6(a)、(b)には半導体パッケージ
4の他の実施例が示してある。この半導体パッケージ4
の基板1には熱溶融型導体物3を設けた面に、プラスチ
ック板等で形成される四角状の環状のスペーサー6が熱
硬化型接着剤によって接着してある。このスペーサー6
は熱溶融型導体物3の縦横の列の間の基板1に取り付け
られているものである。この半導体パッケージ4を上記
実施例と同様にしてプリント配線板5に実装することに
よって図5に示すような半導体装置が形成されるもので
ある。
6A and 6B show another embodiment of the semiconductor package 4. This semiconductor package 4
On the surface of the substrate 1 on which the heat-melting conductor 3 is provided, a square annular spacer 6 formed of a plastic plate or the like is adhered by a thermosetting adhesive. This spacer 6
Is attached to the substrate 1 between the vertical and horizontal rows of the heat melting type conductor 3. The semiconductor device as shown in FIG. 5 is formed by mounting the semiconductor package 4 on the printed wiring board 5 in the same manner as in the above embodiment.

【0011】[0011]

【発明の効果】上記のように本発明は、基板の片面に半
導体チップを搭載すると共に基板の他面に熱溶融型導体
物を設け、半導体チップと熱溶融型導体物を電気的に接
続して半導体パッケージを形成し、プリント配線板の表
面に熱溶融型導体物を熱溶融付着させて半導体パッケー
ジをプリント配線板に実装すると共にプリント配線板と
半導体パッケージの間にその間隔を一定にするためのス
ペーサーを設けたので、プリント配線板と半導体パッケ
ージの間にスペーサーの厚みの間隔を確保することがで
き、熱溶融型導体物が潰れ過ぎて周囲に広がらないよう
にすることができ、熱溶融型導体物同士の接触による電
気的短絡不良を防止することができるものである。また
プリント配線板と半導体パッケージの間隔を一定に確保
することによって、プリント配線板と半導体パッケージ
の間の洗浄を十分におこなうことができ、洗浄不足が原
因である電気的絶縁性劣化を防止することができるもの
である。
As described above, according to the present invention, the semiconductor chip is mounted on one surface of the substrate and the heat-melting conductor is provided on the other surface of the substrate to electrically connect the semiconductor chip and the heat-melting conductor. To form a semiconductor package and heat-melt the heat-fusible conductor on the surface of the printed wiring board to mount the semiconductor package on the printed wiring board and to keep the gap between the printed wiring board and the semiconductor package constant. Since the spacer of is provided, it is possible to secure a space of the thickness of the spacer between the printed wiring board and the semiconductor package, and it is possible to prevent the heat melting type conductor from being crushed too much and spreading to the surroundings. It is possible to prevent an electrical short circuit failure due to contact between the mold conductors. Also, by ensuring a constant distance between the printed wiring board and the semiconductor package, it is possible to sufficiently clean the printed wiring board and the semiconductor package, and to prevent deterioration of electrical insulation caused by insufficient cleaning. Is something that can be done.

【図面の簡単な説明】[Brief description of drawings]

【図1】本発明の一実施例の断面図である。FIG. 1 is a sectional view of an embodiment of the present invention.

【図2】同上の半導体パッケージの(a)は裏面図、
(b)は断面図である。
FIG. 2A is a rear view of the semiconductor package shown in FIG.
(B) is a sectional view.

【図3】同上の他の実施例の断面図である。FIG. 3 is a sectional view of another embodiment of the above.

【図4】同上の他の半導体パッケージの(a)は裏面
図、(b)は断面図である。
4A is a back view and FIG. 4B is a cross-sectional view of another semiconductor package of the same.

【図5】同上の他の実施例の断面図である。FIG. 5 is a sectional view of another embodiment of the above.

【図6】同上の他の半導体パッケージの(a)は裏面
図、(b)は断面図である。
FIG. 6A is a back view and FIG. 6B is a sectional view of another semiconductor package of the same.

【図7】従来例の断面図である。FIG. 7 is a sectional view of a conventional example.

【図8】同上の半導体パッケージの(a)は裏面図、
(b)は断面図である。
FIG. 8A is a rear view of the semiconductor package shown in FIG.
(B) is a sectional view.

【符号の説明】[Explanation of symbols]

1 基板 2 半導体チップ 3 熱溶融型導体物 4 半導体パッケージ 5 プリント配線板 6 スペーサー DESCRIPTION OF SYMBOLS 1 Substrate 2 Semiconductor chip 3 Thermal melting type conductor 4 Semiconductor package 5 Printed wiring board 6 Spacer

Claims (1)

【特許請求の範囲】[Claims] 【請求項1】 基板の片面に半導体チップを搭載すると
共に基板の他面に熱溶融型導体物を設け、半導体チップ
と熱溶融型導体物を電気的に接続して半導体パッケージ
を形成し、プリント配線板の表面に熱溶融型導体物を熱
溶融付着させて半導体パッケージをプリント配線板に実
装すると共にプリント配線板と半導体パッケージの間に
その間隔を一定にするためのスペーサーを設けて成るプ
リント配線板への半導体パッケージの実装構造。
1. A semiconductor chip is mounted on one surface of a substrate, a heat-melting conductor is provided on the other surface of the substrate, and the semiconductor chip and the heat-melting conductor are electrically connected to each other to form a semiconductor package. A printed wiring formed by mounting a semiconductor package on a printed wiring board by heat-melting and attaching a heat-melting type conductor to the surface of the wiring board, and providing a spacer between the printed wiring board and the semiconductor package to keep the spacing constant. Mounting structure of semiconductor package on board.
JP458893A 1993-01-14 1993-01-14 Mounting structure of semiconductor package onto printed wiring board Withdrawn JPH06216491A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP458893A JPH06216491A (en) 1993-01-14 1993-01-14 Mounting structure of semiconductor package onto printed wiring board

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP458893A JPH06216491A (en) 1993-01-14 1993-01-14 Mounting structure of semiconductor package onto printed wiring board

Publications (1)

Publication Number Publication Date
JPH06216491A true JPH06216491A (en) 1994-08-05

Family

ID=11588204

Family Applications (1)

Application Number Title Priority Date Filing Date
JP458893A Withdrawn JPH06216491A (en) 1993-01-14 1993-01-14 Mounting structure of semiconductor package onto printed wiring board

Country Status (1)

Country Link
JP (1) JPH06216491A (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0923051A (en) * 1995-05-29 1997-01-21 Sgs Thomson Microelectron Sa Micromodule tobe used as surface mounting type package
JP2006245435A (en) * 2005-03-04 2006-09-14 Ricoh Co Ltd Assembly component, mother board therefor, module substrate therefor, module substrate manufacturing method therefor, electronic circuit device and electronic equipment

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0923051A (en) * 1995-05-29 1997-01-21 Sgs Thomson Microelectron Sa Micromodule tobe used as surface mounting type package
JP2006245435A (en) * 2005-03-04 2006-09-14 Ricoh Co Ltd Assembly component, mother board therefor, module substrate therefor, module substrate manufacturing method therefor, electronic circuit device and electronic equipment
JP4545615B2 (en) * 2005-03-04 2010-09-15 株式会社リコー Assembly parts, module substrate, module substrate manufacturing method, electronic circuit device, and electronic apparatus

Similar Documents

Publication Publication Date Title
KR100434232B1 (en) Method and structure of attaching leadframe to heat spreader / heat slug structure
US5338971A (en) Electronic device structure with studs locating lead frame on backing plate
JP3062691B1 (en) Semiconductor device
US5237202A (en) Lead frame and semiconductor device using same
JPH09260552A (en) Mounting structure of semiconductor chip
JPH06103698B2 (en) Double-sided circuit board to which many circuit elements can be attached
US20020173069A1 (en) Mounting structure of semiconductor chip, semiconductor device and method of making the semiconductor device
JPH1050886A (en) Conductive polymer ball bonding to grid array semiconductor package
US5841198A (en) Ball grid array package employing solid core solder balls
JPH0453195A (en) Electronic circuit module
JP2007533146A (en) Power semiconductor circuit and method of manufacturing power semiconductor circuit
US6101098A (en) Structure and method for mounting an electric part
JPH06216491A (en) Mounting structure of semiconductor package onto printed wiring board
CN101625986B (en) Fabricating process of a chip package structure
JPH0777288B2 (en) Printed circuit board
KR970069482A (en) Semiconductor device, manufacturing method thereof and mounting method thereof
JPS63190363A (en) Power package
JP2975783B2 (en) Lead frame and semiconductor device
JPH04291999A (en) Part cooling structure
JPH0778903A (en) Method of bias voltage application in hybrid integrated circuit
JPH104258A (en) Leak collet and manufacturing method of semiconductor device
WO1995010852A1 (en) Bonding of leads directly over chip active areas
JPH05315481A (en) Film carrier semiconductor device and manufacturing method thereof
JP3552301B2 (en) Electronic component mounting substrate and method of manufacturing the same
WO1998048602A1 (en) Ball grid array package assembly including stand-offs

Legal Events

Date Code Title Description
A300 Withdrawal of application because of no request for examination

Free format text: JAPANESE INTERMEDIATE CODE: A300

Effective date: 20000404