JPH0613937A - Transmission characteristic compensation circuit for interface cable - Google Patents
Transmission characteristic compensation circuit for interface cableInfo
- Publication number
- JPH0613937A JPH0613937A JP16811392A JP16811392A JPH0613937A JP H0613937 A JPH0613937 A JP H0613937A JP 16811392 A JP16811392 A JP 16811392A JP 16811392 A JP16811392 A JP 16811392A JP H0613937 A JPH0613937 A JP H0613937A
- Authority
- JP
- Japan
- Prior art keywords
- interface cable
- resistor
- circuit
- cable
- resistance
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Landscapes
- Cable Transmission Systems, Equalization Of Radio And Reduction Of Echo (AREA)
Abstract
Description
【０００１】[0001]
【産業上の利用分野】本発明はインタフェースケーブル
の伝送特性補償回路に関し、特に複数の同期データ信号
をやりとりする同期データ・インタフェース回路に使用
される任意長のコネクタ付きインタフェースケーブルの
伝送特性補償回路に関する。BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a transmission characteristic compensation circuit for an interface cable, and more particularly to a transmission characteristic compensation circuit for an interface cable with an arbitrary length connector used in a synchronous data interface circuit for exchanging a plurality of synchronous data signals. .
【０００２】[0002]
【従来の技術】ＮＲＺデータ信号などの信号を任意長の
撚り対ケーブルを使って伝送する際、このケーブルの伝
送特性、特に振幅歪の劣化によって正常に送出した波形
が乱れ、受信端でのアイパターンが劣化しデータに誤り
が発生する。2. Description of the Related Art When a signal such as an NRZ data signal is transmitted using a twisted pair cable of an arbitrary length, the transmission characteristic of this cable, in particular, the waveform transmitted normally is disturbed due to the deterioration of amplitude distortion, and the eye at the receiving end is disturbed. The pattern deteriorates and errors occur in the data.
【０００３】従来、この種のインタフェースケーブルの
受信端の受信装置においては、この伝送特性歪化を補償
するために各受信回路毎に等化回路が設けられている。Conventionally, in the receiving device at the receiving end of this type of interface cable, an equalizing circuit is provided for each receiving circuit in order to compensate for the distortion of the transmission characteristic.
【０００４】[0004]
【発明が解決しようとする課題】このように従来例にお
いては各受信回路毎に等化回路が設けられているが、こ
の等化回路はインタフェースケーブルのケーブル長によ
り等化特性を調整する必要があり、特に扱う信号数が増
えるとその調整が面倒となり、また等化回路の規模が大
きくなってしまい、機器の形状、消費電力などに影響を
与えるという問題点がある。As described above, in the conventional example, the equalizing circuit is provided for each receiving circuit. However, the equalizing circuit needs to adjust the equalizing characteristic according to the cable length of the interface cable. However, there is a problem in that the adjustment becomes troublesome especially when the number of signals to be handled increases, and the scale of the equalization circuit becomes large, which affects the shape of the device, power consumption, and the like.
【０００５】[0005]
【課題を解決するための手段】本発明のインタフェース
ケーブルの伝送特性補償回路は、装置間をコネクタを用
いて接続するインタフェースケーブルの受信端コネクタ
に設けられた前記インタフェースケーブルのケーブル長
に比例した抵抗値を持つ抵抗器と、前記インタフェース
ケーブルの受信端コネクタに接続される受信装置に設け
られた前記抵抗器の抵抗値を前記コネクタを介し検出す
るための抵抗値検出回路とこの抵抗値検出回路の出力信
号により等化特性が制御される前記インタフェースケー
ブルからの複数の受信信号に対し特性歪をそれぞれ補償
する複数の等化回路とを備えている。A transmission characteristic compensation circuit for an interface cable according to the present invention has a resistance proportional to the cable length of the interface cable provided in a receiving end connector of the interface cable for connecting devices by using a connector. A resistor having a value, a resistance value detection circuit for detecting the resistance value of the resistor provided in the receiving device connected to the receiving end connector of the interface cable via the connector, and the resistance value detecting circuit And a plurality of equalization circuits for compensating characteristic distortions for a plurality of received signals from the interface cable whose equalization characteristics are controlled by the output signals.
【０００６】[0006]
【実施例】次に本発明の一実施例について図面を参照し
て説明する。図１は本発明の実施例を示すブロック図で
ある。以下説明を簡略化するため、データ信号が２本の
例でその動作を説明する。実際に使用される時はデータ
信号は更に多い複数本数となる。An embodiment of the present invention will be described with reference to the drawings. FIG. 1 is a block diagram showing an embodiment of the present invention. In order to simplify the description below, the operation will be described with an example in which there are two data signals. When actually used, the number of data signals is even larger.
【０００７】送信装置１１の送信信号１０１はインタフ
ェースケーブル１２により受信装置１３に伝送され、等
化器３によりインタフェースケーブル１２における伝送
歪を補償され、受信信号１０２として装置受信回路へ入
力される。インタフェースケーブル１２はケーブル線８
の両端にコネクタ６，５があり、装置側コネクタ７，４
とそれぞれコネクタ接続される。The transmission signal 101 of the transmission device 11 is transmitted to the reception device 13 by the interface cable 12, the transmission distortion in the interface cable 12 is compensated by the equalizer 3, and is input to the device reception circuit as the reception signal 102. The interface cable 12 is the cable wire 8
There are connectors 6 and 5 on both ends of the
And connector respectively.
【０００８】インタフェースケーブル１２のコネクタ５
の内部には抵抗器１が内蔵されている。ここで抵抗器１
の値は予めケーブル８の長さに応じた所定の抵抗値とな
っている。受信装置１３において、抵抗値検出回路２
は、この抵抗器１の値を検出し制御信号を出力する。等
化回路３はこの制御信号を入力しこの信号に応じて自動
的に等化特性を変化させる。このように抵抗器１、抵抗
値検出回路２、等化器３はインタフェースケーブル１２
の伝送特性補償回路を構成する。Connector 5 of the interface cable 12
A resistor 1 is built in the inside of the. Resistor 1 here
Has a predetermined resistance value according to the length of the cable 8 in advance. In the receiving device 13, the resistance value detection circuit 2
Detects the value of the resistor 1 and outputs a control signal. The equalization circuit 3 receives this control signal and automatically changes the equalization characteristic in response to this signal. In this way, the resistor 1, the resistance value detection circuit 2, and the equalizer 3 are connected to the interface cable 12
The transmission characteristic compensating circuit is constructed.
【０００９】図２は抵抗値検出回路２のブロック図であ
る。定電流源２１から抵抗器１に一定の電流が流れ、電
圧フォロア回路２２の出力に抵抗値に比例した電圧が発
生する。この電圧は制御信号として等化器３へ出力され
る。なおケーブル線８は複数本の撚り線となるが、各線
は同一長であるのでその抵抗値のバラツキは小さい。よ
って一本の抵抗器でその抵抗値を代表することができ
る。FIG. 2 is a block diagram of the resistance value detection circuit 2. A constant current flows from the constant current source 21 to the resistor 1, and a voltage proportional to the resistance value is generated at the output of the voltage follower circuit 22. This voltage is output to the equalizer 3 as a control signal. The cable wire 8 is a plurality of stranded wires, but since each wire has the same length, variations in its resistance value are small. Therefore, the resistance value can be represented by one resistor.
【００１０】[0010]
【発明の効果】以上説明したように本発明は、ケーブル
長を示す抵抗器の抵抗値を検出し各受信回路の等化特性
を自動的に調整するので、人手を要せずまた等化回路の
ハードウェア規模を少なくする事ができ、特に、大束の
データをケーブル伝送する際は、装置の小型化、低消費
電力化に効果がある。As described above, according to the present invention, the resistance value of the resistor indicating the cable length is detected and the equalization characteristic of each receiving circuit is automatically adjusted. The hardware scale can be reduced, and particularly when transmitting a large amount of data through a cable, it is effective in downsizing the device and reducing power consumption.
【図１】本発明の一実施例のブロック図である。FIG. 1 is a block diagram of an embodiment of the present invention.
【図２】図１の部分詳細を示すブロック図である。FIG. 2 is a block diagram showing details of a part of FIG.
１ 抵抗器 ２ 抵抗値検出回路 ３ 等化器 ４〜７ コネクタ ８ ケーブル線 １１ 送信装置 １２ インタフェースケーブル １３ 受信装置 ２１ 定電源回路 ２２ 電圧フォロア回路 ２３ 電源 1 Resistor 2 Resistance Detection Circuit 3 Equalizer 4-7 Connector 8 Cable Line 11 Transmitter 12 Interface Cable 13 Receiver 21 Constant Power Supply Circuit 22 Voltage Follower Circuit 23 Power Supply
Claims (1)
タフェースケーブルの受信端コネクタに設けられた前記
インタフェースケーブルのケーブル長に比例した抵抗値
を持つ抵抗器と、前記インタフェースケーブルの受信端
コネクタに接続される受信装置に設けられた前記抵抗器
の抵抗値を前記コネクタを介し検出するための抵抗値検
出回路と、この抵抗値検出回路の出力信号により等化特
性が制御される前記インタフェースケーブルからの複数
の受信信号に対し伝送歪をそれぞれ補償する複数の等化
回路とを備えることを特徴とするインタフェースケーブ
ルの伝送特性補償回路。1. A resistor having a resistance value proportional to the cable length of the interface cable, which is provided in a receiving end connector of an interface cable for connecting devices using a connector, and a receiving end connector of the interface cable. From the resistance value detection circuit for detecting the resistance value of the resistor provided in the receiving device via the connector, and from the interface cable whose equalization characteristic is controlled by the output signal of the resistance value detection circuit. A transmission characteristic compensation circuit for an interface cable, comprising: a plurality of equalization circuits that respectively compensate transmission distortions for a plurality of received signals.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP16811392A JPH0613937A (en) | 1992-06-26 | 1992-06-26 | Transmission characteristic compensation circuit for interface cable |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP16811392A JPH0613937A (en) | 1992-06-26 | 1992-06-26 | Transmission characteristic compensation circuit for interface cable |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPH0613937A true JPH0613937A (en) | 1994-01-21 |
Family
ID=15862099
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP16811392A Pending JPH0613937A (en) | 1992-06-26 | 1992-06-26 | Transmission characteristic compensation circuit for interface cable |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPH0613937A (en) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| EP2436564A1 (en) * | 2009-05-26 | 2012-04-04 | Toyota Jidosha Kabushiki Kaisha | Controller, in-vehicle device, system and method |
-
1992
- 1992-06-26 JP JP16811392A patent/JPH0613937A/en active Pending
Cited By (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| EP2436564A1 (en) * | 2009-05-26 | 2012-04-04 | Toyota Jidosha Kabushiki Kaisha | Controller, in-vehicle device, system and method |
| CN102448777A (en) * | 2009-05-26 | 2012-05-09 | 丰田自动车株式会社 | Controller, in-vehicle device, system and method |
| EP2436564A4 (en) * | 2009-05-26 | 2012-12-05 | Toyota Motor Co Ltd | Controller, in-vehicle device, system and method |
| EP2514641B1 (en) * | 2009-05-26 | 2014-07-16 | Toyota Jidosha Kabushiki Kaisha | A control apparatus, an on-vehicle device and a method |
| US9056588B2 (en) | 2009-05-26 | 2015-06-16 | Toyota Jidosha Kabushiki Kaisha | Control apparatus, an on-vehicle device and a system |
| CN102448777B (en) * | 2009-05-26 | 2015-06-24 | 丰田自动车株式会社 | Controller, in-vehicle device, system and method |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US20200373169A1 (en) | Methods and circuits for asymmetric distribution of channel equalization between devices | |
| US7702011B2 (en) | High-speed serial data receiver architecture | |
| JP4267655B2 (en) | Electronic circuit, differential transmitter configured as electronic circuit, and method of forming self-series terminated transmitter (segmentation and amplitude accuracy and high voltage protection for amplitude control, pre-emphasis control and slew rate control Self-series terminated serial link transmitter with voltage regulation for) | |
| US6507225B2 (en) | Current mode driver with variable equalization | |
| JP5436985B2 (en) | High-speed digital galvanic isolator with built-in low-voltage differential signal interface | |
| US6408032B1 (en) | Transmit baseline wander correction technique | |
| KR100672999B1 (en) | Data transmitter circuit and output voltage regulation method thereof | |
| CA2476102A1 (en) | Automatic equalization of video signals | |
| US20120032656A1 (en) | Voltage regulator for impedance matching and pre-emphasis, method of regulating voltage for impedance matching and pre-emphasis, voltage mode driver including the voltage regulator, and voltage-mode driver using the method | |
| US6265951B1 (en) | Method and apparatus for equalizing channel characteristics in a computer extension system | |
| US5402444A (en) | Synchronous data interface circuit and method of equalizing synchronous digital data therefor | |
| US11063628B2 (en) | Communication device capable of echo cancellation | |
| JP4706043B2 (en) | Equalizer circuit | |
| US20040119461A1 (en) | Transmitter equalization method and apparatus | |
| US4012590A (en) | Circuit arrangement for two-wire full duplex data transmission | |
| JPS5892119A (en) | Line equalizer | |
| JPH0613937A (en) | Transmission characteristic compensation circuit for interface cable | |
| KR20130020866A (en) | A low-power high-speed data transceiver | |
| US7477704B1 (en) | Digital signal detection for high speed signaling systems | |
| US10148464B1 (en) | Systems and methods for equalizing a laser drive signal | |
| EP1237294B1 (en) | Method and apparatus for equalizing channel characteristics in a computer extension system | |
| JP2008060768A (en) | Terminating resistance adjustment method and terminating resistance adjustment circuit | |
| JP6876735B2 (en) | Variable reduction equalizer, loss compensation method using it, error rate measuring device, and error rate measuring method | |
| JP4709404B2 (en) | Equalizer, adaptive video transceiver using the same, and method for removing video frequency distortion from video signals | |
| JPH07231324A (en) | Transmitter |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| A02 | Decision of refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A02 Effective date: 19991012 |