JPH06112487A - Manufacture of insulating film and thin film transistor element provided therewith - Google Patents

Manufacture of insulating film and thin film transistor element provided therewith

Info

Publication number
JPH06112487A
JPH06112487A JP25955092A JP25955092A JPH06112487A JP H06112487 A JPH06112487 A JP H06112487A JP 25955092 A JP25955092 A JP 25955092A JP 25955092 A JP25955092 A JP 25955092A JP H06112487 A JPH06112487 A JP H06112487A
Authority
JP
Japan
Prior art keywords
film
insulating film
electrode
thick
sinx
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP25955092A
Other languages
Japanese (ja)
Inventor
Mayumi Inoue
真弓 井上
Tomizo Matsuoka
富造 松岡
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Panasonic Holdings Corp
Original Assignee
Matsushita Electric Industrial Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Matsushita Electric Industrial Co Ltd filed Critical Matsushita Electric Industrial Co Ltd
Priority to JP25955092A priority Critical patent/JPH06112487A/en
Publication of JPH06112487A publication Critical patent/JPH06112487A/en
Pending legal-status Critical Current

Links

Landscapes

  • Liquid Crystal (AREA)
  • Formation Of Insulating Films (AREA)
  • Thin Film Transistor (AREA)

Abstract

PURPOSE:To obtain an anodized film dense and with no film defect when a substrate of a large area is anodized. CONSTITUTION:An Al:Ta film is deposited on a glass substrate 1, and a gate electrode 2 is formed as thick as 3000Angstrom through photolithography and etching (figure a). The surface of the electrode 2 is thermally treated at a temperature of 400 deg.C for 15 minutes to form a thermal oxide film as thick as 2000Angstrom (figure b). An Al2O3 film 4 is formed as thick as 2000Angstrom through an anodizing process (figure c). A second SiNX gate insulating film 5, an a-Si semiconductor layer 6, and a channel stopper layer SiNX film 7 are consecutively formed as thick as 2000Angstrom , 500Angstrom , and 1000Angstrom respectively through a P-CVD method (figure d). The channel stopper layer SiNX film 7 is selectively etched to serve as a channel stopper layer (figure e). Al is deposited through a sputtering process and turned into a source electrode 8 by photolithography and etching (figure f).

Description

【発明の詳細な説明】Detailed Description of the Invention

【0001】[0001]

【産業上の利用分野】本発明は液晶表示装置等に利用で
きる絶縁膜の製造方法及びこれを用いた薄膜トランジス
ター素子関し、ゲート電極−ソース電極間の短絡防止に
好適なスイッチング素子に関する。
BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a method of manufacturing an insulating film which can be used in a liquid crystal display device and the like, and to a thin film transistor element using the same and a switching element suitable for preventing a short circuit between a gate electrode and a source electrode.

【0002】[0002]

【従来の技術】非晶質シリコン薄膜トランジスター(以
下a−SiTFTと略する)は、ガラスや石英などの絶
縁性基板上にAlからなるゲート電極と、この上にAl
を陽極酸化することによって形成されたゲート絶縁膜と
P-CVDで形成したSiNxゲート絶縁膜とa−Si半導
体層と半導体層上に設けられたSiNx層とAlからな
るソース電極により構成されていた。
2. Description of the Related Art An amorphous silicon thin film transistor (hereinafter abbreviated as a-SiTFT) is a gate electrode made of Al on an insulating substrate such as glass or quartz, and an Al on the gate electrode.
A gate insulating film formed by anodizing
It was composed of a SiNx gate insulating film formed by P-CVD, an a-Si semiconductor layer, a SiNx layer provided on the semiconductor layer, and a source electrode made of Al.

【0003】[0003]

【発明が解決しようとする課題】上記従来技術では、10
インチ以上の大面積基板に陽極酸化によってゲート絶縁膜
を形成する場合、以下のような問題点があった。即ち大
面積の場合には陽極酸化電流が非常に大きくなるため
に、陽極酸化する電極表面の不均質な部分には電界集中
が起こることである。その結果、陽極酸化膜に欠陥が発
生しそれがゲート絶縁膜欠陥となり、最終的にゲート電
極−ソース電極間の短絡となっていた。
[Problems to be Solved by the Invention]
When a gate insulating film is formed on a large-area substrate of inches or more by anodic oxidation, there are the following problems. That is, in the case of a large area, the anodizing current becomes very large, so that electric field concentration occurs in the non-uniform portion of the anodized electrode surface. As a result, a defect was generated in the anodic oxide film, which became a defect in the gate insulating film, and finally resulted in a short circuit between the gate electrode and the source electrode.

【0004】本発明は、大面積基板における陽極酸化膜
の欠陥をなくすることにより、ゲート電極−ソース電極
間の短絡の生じないa−SiTFT素子を提供すること
を目的とする。
It is an object of the present invention to provide an a-Si TFT element in which a short circuit between a gate electrode and a source electrode does not occur by eliminating defects in an anodized film on a large area substrate.

【0005】[0005]

【課題を解決するための手段】この目的を達成するため
に、本発明のスイッチング素子は、ゲート絶縁膜の陽極
酸化前にゲート電極表面に熱酸化膜を形成することが特
徴である。その方法は陽極酸化前の電極表面を酸素ある
いは窒素雰囲気中で熱処理を行なうことであり、その後
で陽極酸化によってゲート絶縁膜を形成するものであ
る。また熱酸化膜は100Å以上は必要であり、300
Åくらいあれば十分である。
In order to achieve this object, the switching element of the present invention is characterized in that a thermal oxide film is formed on the surface of the gate electrode before the anodization of the gate insulating film. The method is to heat-treat the electrode surface before anodic oxidation in an oxygen or nitrogen atmosphere, and then to form a gate insulating film by anodic oxidation. Moreover, the thermal oxide film needs to be 100 Å or more.
About Å is enough.

【0006】[0006]

【作用】本発明は大面積のガラス基板上に電極を形成
し、続いて絶縁膜を陽極酸化する際に、予め電極表面に
熱酸化膜を形成し、その後で陽極酸化する。電極表面の
欠陥が修復され、陽極酸化膜となる絶縁膜の欠陥もなく
することができる。その結果、本発明のゲート絶縁膜の
製造方法によって作製した薄膜トランジスター素子にお
いて、ゲート電極−ソース電極間の短絡現象を防止する
ことができるものである。
According to the present invention, when an electrode is formed on a glass substrate having a large area, and subsequently, an insulating film is anodized, a thermal oxide film is previously formed on the surface of the electrode and then anodized. Defects on the electrode surface can be repaired, and defects on the insulating film serving as the anodic oxide film can be eliminated. As a result, it is possible to prevent a short circuit phenomenon between the gate electrode and the source electrode in the thin film transistor element manufactured by the method for manufacturing a gate insulating film of the present invention.

【0007】[0007]

【実施例】以下本発明の実施例について、図面を用いて
説明する。
Embodiments of the present invention will be described below with reference to the drawings.

【0008】(実施例1)第1の実施例を(図1)を用
いて説明する。
(Embodiment 1) A first embodiment will be described with reference to FIG.

【0009】ガラス基板1の上にスパッタリング法によ
りAl:Si膜を堆積し、フォトリソグラフィとエッチ
ングにより電極2を形成する(図1a)。
An Al: Si film is deposited on the glass substrate 1 by a sputtering method, and an electrode 2 is formed by photolithography and etching (FIG. 1a).

【0010】電極を400℃で15分間酸素雰囲気中で
熱処理を行ない、表面酸化膜3を約300Å形成する
(図1b)。
The electrode is heat-treated at 400 ° C. for 15 minutes in an oxygen atmosphere to form a surface oxide film 3 of about 300 Å (FIG. 1b).

【0011】クエン酸を用いて陽極酸化法により絶縁膜
Al23膜4を2000Åの厚さに形成する(図1
c)。
An insulating film Al 2 O 3 film 4 having a thickness of 2000 Å is formed by anodizing using citric acid (see FIG. 1).
c).

【0012】尚、(表1)に本発明の実施例に係わる熱
処理の効果を示した。
The effect of heat treatment according to the embodiment of the present invention is shown in (Table 1).

【0013】[0013]

【表1】 [Table 1]

【0014】評価はメッキ法によるピンホールチェック
によって行なったものである。 ○のピンホール密度が
0.001個/mm2未満、△は0.1〜0.01個/mm2、×は1個/mm2
以上である。
The evaluation is performed by a pinhole check by a plating method. ○ pinhole density
Less than 0.001 pieces / mm 2 , △: 0.1 to 0.01 pieces / mm 2 , ×: 1 piece / mm 2
That is all.

【0015】尚、評価が○となっている酸化条件のサン
プルをSEM観察してみると、熱酸化膜が200Å以上
形成されていることがわかった。
Incidentally, when a sample under the oxidation condition, which was evaluated as ◯, was observed by SEM, it was found that a thermal oxide film of 200 Å or more was formed.

【0016】(実施例2)本発明の第2の実施例につい
て、(図2)を参照しながら説明する。
(Second Embodiment) A second embodiment of the present invention will be described with reference to (FIG. 2).

【0017】ガラス基板1上にAl:Ta膜2を堆積
し、フォトリソグラフィとエッチングによりゲート電極
を形成する(図2a)。
An Al: Ta film 2 is deposited on the glass substrate 1 and a gate electrode is formed by photolithography and etching (FIG. 2a).

【0018】250℃で60分間の窒素雰囲気中熱処理
によって、熱酸化膜3を約200Å形成する(図2
b)。
A thermal oxide film 3 of about 200 Å is formed by heat treatment in a nitrogen atmosphere at 250 ° C. for 60 minutes (FIG. 2).
b).

【0019】陽極酸化法によりゲート絶縁膜Al23
4を2000Å形成する(図2c)。
A 2000 Å gate insulating film Al 2 O 3 film 4 is formed by anodic oxidation (FIG. 2c).

【0020】P-CVD法で第2のSiNxゲート絶縁膜5
とa−Si半導体層6とその上に設けられたチャンネル
ストッパ層SiNx膜7を連続製膜する(図2d)。
The second SiNx gate insulating film 5 is formed by the P-CVD method.
Then, the a-Si semiconductor layer 6 and the channel stopper layer SiNx film 7 provided thereon are continuously formed (FIG. 2d).

【0021】SiNx膜7を選択的にエッチングし、チ
ャンネルストッパ層とする(図2e)。Al8をスパッ
タリング法で形成した後、フォトリソグラフィとエッチ
ングにより、ソース電極を形成する(図2f)。
The SiNx film 7 is selectively etched to form a channel stopper layer (FIG. 2e). After forming Al8 by the sputtering method, the source electrode is formed by photolithography and etching (FIG. 2f).

【0022】Alを用いたゲート電極2は高温でヒロッ
クを発生しやすいため、不純物を混入した材料を使用し
ているが、その混入量も1.5wt%以上が望ましい。
Since the gate electrode 2 made of Al is apt to generate hillocks at high temperatures, a material mixed with impurities is used, and the mixed amount is preferably 1.5 wt% or more.

【0023】本発明のスイッチング素子と従来方法で作
製したスイッチング素子を比較してみると、従来方法で
は10サンプル中5枚にゲートとソース間の短絡現象が
発生したのに対し、本発明の素子では短絡現象が発生し
なかった。
Comparing the switching element of the present invention with the switching element manufactured by the conventional method, the conventional method generated a short circuit between the gate and the source in 5 of 10 samples. Then, the short-circuit phenomenon did not occur.

【0024】[0024]

【発明の効果】以上のように本発明は、大面積の基板を
陽極酸化する場合に膜欠陥のない緻密な陽極酸化膜を得
ることができるものである。その結果ゲート絶縁膜の欠
陥が原因でゲート電極とソース電極間の短絡を生じるこ
となく、スイッチング素子の歩留まりを向上することが
できる。
As described above, according to the present invention, a dense anodic oxide film having no film defects can be obtained when anodizing a large-area substrate. As a result, the yield of the switching element can be improved without causing a short circuit between the gate electrode and the source electrode due to the defect in the gate insulating film.

【図面の簡単な説明】[Brief description of drawings]

【図1】本発明の第1の実施例における絶縁膜の製造方
法を示す工程図
FIG. 1 is a process chart showing a method of manufacturing an insulating film according to a first embodiment of the present invention.

【図2】本発明の第2の実施例における薄膜トランジス
ター素子の作製方法を示す工程図
FIG. 2 is a process chart showing a method of manufacturing a thin film transistor element according to a second embodiment of the present invention.

【符号の説明】[Explanation of symbols]

1 ガラス基板 2 電極 3 熱酸化膜 4 絶縁膜 5 第2のゲート絶縁膜 6 半導体層 7 チャンネルストッパ層 8 ソース電極 1 Glass Substrate 2 Electrode 3 Thermal Oxide Film 4 Insulating Film 5 Second Gate Insulating Film 6 Semiconductor Layer 7 Channel Stopper Layer 8 Source Electrode

Claims (3)

【特許請求の範囲】[Claims] 【請求項1】電極上に熱酸化膜あるいは窒化膜を100
Å以上の厚さに形成した後、陽極酸化法により絶縁膜を
形成することを特徴とする絶縁膜の製造方法。
1. A thermal oxide film or a nitride film is formed on the electrode by 100.
Å A method for manufacturing an insulating film, which comprises forming the insulating film by an anodic oxidation method after forming it to a thickness of Å or more.
【請求項2】絶縁膜がAlを主成分とすることを特徴と
する請求項1記載の絶縁膜の製造方法。
2. The method for producing an insulating film according to claim 1, wherein the insulating film contains Al as a main component.
【請求項3】請求項1記載の陽極酸化方法を用いてゲー
ト絶縁膜を形成することを特徴とする薄膜トランジスタ
ー素子。
3. A thin film transistor element, wherein a gate insulating film is formed by using the anodic oxidation method according to claim 1.
JP25955092A 1992-09-29 1992-09-29 Manufacture of insulating film and thin film transistor element provided therewith Pending JPH06112487A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP25955092A JPH06112487A (en) 1992-09-29 1992-09-29 Manufacture of insulating film and thin film transistor element provided therewith

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP25955092A JPH06112487A (en) 1992-09-29 1992-09-29 Manufacture of insulating film and thin film transistor element provided therewith

Publications (1)

Publication Number Publication Date
JPH06112487A true JPH06112487A (en) 1994-04-22

Family

ID=17335674

Family Applications (1)

Application Number Title Priority Date Filing Date
JP25955092A Pending JPH06112487A (en) 1992-09-29 1992-09-29 Manufacture of insulating film and thin film transistor element provided therewith

Country Status (1)

Country Link
JP (1) JPH06112487A (en)

Similar Documents

Publication Publication Date Title
JPH07310191A (en) Etching material and etching method
JPH08250743A (en) Method of manufacturing semiconductor device
JPH06163401A (en) Formation of polycrystalline silicon layer and polycrystalline silicon thin film transistor using same
JPS63304670A (en) Manufacture of thin film semiconductor device
JP2996025B2 (en) Method of manufacturing insulating film and thin film transistor device using the same
JPH06112487A (en) Manufacture of insulating film and thin film transistor element provided therewith
JPH0282578A (en) Manufacture of thin film transistor
JPH0738111A (en) Thin film transistor forming method
JP2000068518A (en) Manufacture of thin-film transistor
JP4214561B2 (en) Thin film transistor manufacturing method
JP3279280B2 (en) Method for manufacturing thin film semiconductor device
JP4211085B2 (en) Thin film transistor manufacturing method
JPH06326309A (en) Manufacture of thin film transistor element
JP2000077401A (en) Formation of semiconductor film
JP3339133B2 (en) Anodizing method and thin film transistor using the same
JPH06188420A (en) Insulation thin film and tft liquid crystal display using same
JP3149034B2 (en) Thin film transistor
JP3537198B2 (en) Method for manufacturing semiconductor device
JPH05152572A (en) Metallic wiring, and semiconductor device using it, and tft liquid crystal display
JPS5948961A (en) Manufacture of semiconductor device
JPH0318356B2 (en)
JPH05152335A (en) Manufacturing method of semiconductor device
JPH06216387A (en) Manufacture of thin film transistor
JPH04208535A (en) Manufacture of semiconductor device
JP2002270855A (en) Insulated gate field effect transistor