JPH0590250A - Method of treating wafer - Google Patents

Method of treating wafer

Info

Publication number
JPH0590250A
JPH0590250A JP27491991A JP27491991A JPH0590250A JP H0590250 A JPH0590250 A JP H0590250A JP 27491991 A JP27491991 A JP 27491991A JP 27491991 A JP27491991 A JP 27491991A JP H0590250 A JPH0590250 A JP H0590250A
Authority
JP
Japan
Prior art keywords
oxide film
wafer
oxygen
diethylsilane
flow rate
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP27491991A
Other languages
Japanese (ja)
Inventor
Naoto Nakamura
直人 中村
Hironobu Miya
博信 宮
Yoshihide Endo
好英 遠藤
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Kokusai Electric Corp
Original Assignee
Kokusai Electric Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Kokusai Electric Corp filed Critical Kokusai Electric Corp
Priority to JP27491991A priority Critical patent/JPH0590250A/en
Publication of JPH0590250A publication Critical patent/JPH0590250A/en
Pending legal-status Critical Current

Links

Abstract

PURPOSE:To make it possible to form a homogeneous oxide film using silane- oxygen gas by an LP-CVD method which is one of methods of treating a wafer. CONSTITUTION:An oxide film 3 is formed on the surface of a wafer 1 on the oxide film formation conditions that diethylsilane gas or oxygen gas is used as oxidizing gas and an atmospheric temperature, a pressure, the flow rate of diethysilane and the flow rate of oxygen are respectively set at 350 to 450 deg.C, 70 to 100 Pa, 40 to 80cc/min and 60 to 120cc/min.

Description

【発明の詳細な説明】Detailed Description of the Invention

【0001】[0001]

【産業上の利用分野】本発明は、半導体素子の製造工程
の1つであるウェーハの表面に酸化膜を生成するウェー
ハ処理方法に関するものである。
BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a wafer processing method for forming an oxide film on the surface of a wafer, which is one of the manufacturing steps of semiconductor devices.

【0002】[0002]

【従来の技術】ウェーハの表面に酸化膜を生成する1つ
の方法として、シラン−酸素系のガスを用いて比較的低
温度でウェーハ表面に酸化膜を生成する低温酸化膜生成
方法がある。
2. Description of the Related Art As one method for forming an oxide film on the surface of a wafer, there is a low temperature oxide film forming method for forming an oxide film on a wafer surface at a relatively low temperature using a silane-oxygen based gas.

【0003】又、ウェーハの他の表面処理方法にLP−
CVD(Low PressureChemical
Vapour Deposition)法がある。この
LP−CVD法は量産性の優れた処理方法として知られ
ており、ウェーハの表面にポリシリコン、窒化膜等を生
成している。
Another method for surface treatment of wafers is LP-
CVD (Low Pressure Chemical
There is a Vapor Deposition) method. This LP-CVD method is known as a processing method having excellent mass productivity, and polysilicon, a nitride film, etc. are formed on the surface of a wafer.

【0004】[0004]

【発明が解決しようとする課題】上記した様に、LP−
CVD法はウェーハ処理方法として量産性に優れている
が、従来前記した低温酸化膜生成方法には採用されてい
なかった。これは、LP−CVD法に於いて、シラン−
酸素系のガスを用いて低温酸化膜生成した場合、膜厚の
均一性等、膜質に問題があったからである。
As described above, the LP-
Although the CVD method is excellent in mass productivity as a wafer processing method, it has not been conventionally used in the above-described low temperature oxide film forming method. In the LP-CVD method, this is silane-
This is because when a low temperature oxide film is formed using an oxygen-based gas, there is a problem in film quality such as film thickness uniformity.

【0005】本発明は斯かる実情に鑑み、LP−CVD
法に於いてシラン−酸素系のガスを用いて均質な酸化膜
が生成できる様にし、生産性の向上を図ろうとするもの
である。
In view of such circumstances, the present invention is LP-CVD.
In the method, a silane-oxygen based gas is used so that a homogeneous oxide film can be formed to improve productivity.

【0006】[0006]

【課題を解決するための手段】本発明は、酸化ガスとし
てジエチルシラン、酸素を用い、ウェーハ表面に酸化膜
を生成することを特徴とするものである。
The present invention is characterized in that diethylsilane and oxygen are used as an oxidizing gas to form an oxide film on the wafer surface.

【0007】[0007]

【作用】酸化膜生成条件は、例えば、雰囲気温度350
℃〜450℃、圧力70Pa〜100Pa、ジエチルシ
ラン流量40cc/min〜80cc/min、酸素流量60cc/min
〜120cc/minとする。
The oxide film forming condition is, for example, an ambient temperature of 350.
℃ ~ 450 ℃, pressure 70Pa ~ 100Pa, diethylsilane flow rate 40cc / min ~ 80cc / min, oxygen flow rate 60cc / min
~ 120cc / min

【0008】[0008]

【実施例】以下、本発明の実施例を説明する。EXAMPLES Examples of the present invention will be described below.

【0009】本発明者らは、LP−CVD法に於いて、
シラン−酸素系のガスを用いて低温酸化膜生成した場合
の酸化膜について、生成条件を限定すれば実用に足る酸
化膜が得られるとの確信を持ち種々実験を行い、その結
果、実用に足る酸化膜が生成する適性条件を特定し得た
ものである。
In the LP-CVD method, the present inventors have
Regarding the oxide film when a low-temperature oxide film was formed using a silane-oxygen gas, various experiments were conducted with the belief that a practical oxide film could be obtained by limiting the production conditions, and as a result, it was found to be practical. It is possible to specify the appropriate conditions for forming an oxide film.

【0010】前記適性条件を得る為の、実験装置として
は縦型LP−CVD装置を用い、又実験に供するウェー
ハとしては6インチのものを選択した。
A vertical LP-CVD apparatus was used as an experimental apparatus for obtaining the above-mentioned suitable conditions, and a 6-inch wafer was selected as an experimental wafer.

【0011】更に、LP−CVD装置のプロセス領域と
してウェーハは40枚とし、上下にダミーのウェーハを
計7枚を装填した。更に、酸化反応に供するガスとして
ジエチルシラン、酸素を用い、供給流量の制御は通常用
いられているMFC(Mass Flow Contr
oler)によった。
Further, 40 wafers were set as a process area of the LP-CVD apparatus, and a total of 7 dummy wafers were loaded on the upper and lower sides. Further, diethylsilane and oxygen are used as the gas to be supplied to the oxidation reaction, and the supply flow rate is controlled by a generally used MFC (Mass Flow Controller).
oler).

【0012】種々の生成条件で酸化膜を生成させた結
果、実用に足る酸化膜が生成する条件は、 温度:350℃〜450℃ 圧力:70Pa〜100Pa ガス流量:ジエチルシラン 40cc/min〜80cc/min :酸素 60cc/min〜120cc/min を得た。
As a result of producing an oxide film under various production conditions, a practically suitable oxide film is produced under the following conditions: temperature: 350 ° C. to 450 ° C. pressure: 70 Pa to 100 Pa Gas flow rate: diethylsilane 40 cc / min to 80 cc / min: Oxygen of 60 cc / min to 120 cc / min was obtained.

【0013】更に、膜厚の均一性は、炉内構造を適宜選
択することで、膜厚分布±5%が得られた。
Further, with regard to the uniformity of the film thickness, a film thickness distribution of ± 5% was obtained by appropriately selecting the furnace internal structure.

【0014】又、本実施例による生成膜は段差被覆性に
も優れ、段差被覆性に優れているとされるTEOS(T
etraethyl Orthosilicate)を
原料とする酸化膜と大差なく、常圧のシラン−酸素系の
ガスを用いて生成した場合の酸化膜に比べ大幅に膜質が
改善された。
The produced film according to this embodiment also has excellent step coverage, and TEOS (T) which is said to have excellent step coverage.
The quality of the oxide film was not significantly different from that of the oxide film using the etraethyl orthosilicate as a raw material, and the film quality was significantly improved as compared with the oxide film formed using a silane-oxygen-based gas at normal pressure.

【0015】次に、図1は、温度:375℃、圧力:1
00Pa、ジエチルシラン:80cc/min、酸素:120
cc/minの条件で酸化膜を生成した場合の酸化膜を示す拡
大断面図(電子顕微鏡写真を図面化したもの)である。
Next, in FIG. 1, temperature: 375 ° C., pressure: 1
00Pa, diethylsilane: 80cc / min, oxygen: 120
FIG. 3 is an enlarged cross-sectional view (an electron micrograph is a drawing) showing an oxide film when the oxide film is formed under the condition of cc / min.

【0016】図1中、1はウェーハ基板、2は該ウェー
ハにエッチング等の手法によって穿設した穴、3は酸化
膜を示す。
In FIG. 1, 1 is a wafer substrate, 2 is a hole formed in the wafer by a method such as etching, and 3 is an oxide film.

【0017】該図1で示される様に、穴2の周縁、穴
壁、底部に均一に酸化膜3が生成している。
As shown in FIG. 1, the oxide film 3 is uniformly formed on the periphery of the hole 2, the hole wall and the bottom.

【0018】[0018]

【発明の効果】以上述べた如く本発明によれば、LP−
CVD法に於けるシラン−酸素系のガスよる均質な酸化
膜生成を可能とし、生産性の向上を図ることができる。
As described above, according to the present invention, LP-
It is possible to form a uniform oxide film by a silane-oxygen based gas in the CVD method and improve productivity.

【図面の簡単な説明】[Brief description of drawings]

【図1】本発明の一実施例による酸化膜生成結果を示す
断面図である。
FIG. 1 is a cross-sectional view showing an oxide film formation result according to an embodiment of the present invention.

【符号の説明】[Explanation of symbols]

1 ウェーハ基板 2 穴 3 酸化膜 1 Wafer substrate 2 Hole 3 Oxide film

Claims (2)

【特許請求の範囲】[Claims] 【請求項1】 酸化ガスとしてジエチルシラン、酸素を
用い、ウェーハ表面に酸化膜を生成することを特徴とす
るウェーハ処理方法。
1. A wafer processing method, characterized in that diethylsilane and oxygen are used as an oxidizing gas to form an oxide film on a wafer surface.
【請求項2】 酸化ガスとしてジエチルシラン、酸素を
用い、雰囲気温度350℃〜450℃、圧力70Pa〜
100Pa、ジエチルシラン流量40cc/min〜80cc/m
in、酸素流量60cc/min〜120cc/minの酸化膜生成条
件でウェーハ表面に酸化膜を生成することを特徴とする
ウェーハ処理方法。
2. Diethylsilane and oxygen are used as an oxidizing gas, the ambient temperature is 350 ° C. to 450 ° C., and the pressure is 70 Pa to.
100 Pa, diethylsilane flow rate 40 cc / min-80 cc / m
A wafer processing method, characterized in that an oxide film is formed on a wafer surface under an oxide film forming condition of oxygen flow rate of 60 cc / min to 120 cc / min.
JP27491991A 1991-09-27 1991-09-27 Method of treating wafer Pending JPH0590250A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP27491991A JPH0590250A (en) 1991-09-27 1991-09-27 Method of treating wafer

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP27491991A JPH0590250A (en) 1991-09-27 1991-09-27 Method of treating wafer

Publications (1)

Publication Number Publication Date
JPH0590250A true JPH0590250A (en) 1993-04-09

Family

ID=17548371

Family Applications (1)

Application Number Title Priority Date Filing Date
JP27491991A Pending JPH0590250A (en) 1991-09-27 1991-09-27 Method of treating wafer

Country Status (1)

Country Link
JP (1) JPH0590250A (en)

Similar Documents

Publication Publication Date Title
TW202129068A (en) Method of forming thin film and method of modifying surface of thin film
JP4279176B2 (en) Method for forming silicon nitride film
JP3819660B2 (en) Semiconductor device manufacturing method and semiconductor manufacturing apparatus
US7611995B2 (en) Method for removing silicon oxide film and processing apparatus
JP2006261217A (en) Method of forming thin film
TW201900919A (en) Film forming method of 矽 nitride film and film forming device
JP2012199306A (en) Deposition method and deposition apparatus
JP4259247B2 (en) Deposition method
TW201911416A (en) Etching method and etching system
JP4039385B2 (en) Removal method of chemical oxide film
JP3578155B2 (en) Oxidation method of the object
JP2004529497A (en) Heating system and method for heating a deposition or oxidation reactor
JPH0590250A (en) Method of treating wafer
US7615251B2 (en) Processing device using shower head structure and processing method
KR100784406B1 (en) Production method for thermal oxide film by CVD apparatus and the apparatus thereof
JP2003086568A (en) Method for etching
JP3080809B2 (en) Method for manufacturing semiconductor device
JP4506056B2 (en) Method of nitriding object and semiconductor element
KR100514524B1 (en) Method for fabricating oxide layer of semiconductor device
JP2002289615A (en) Method and apparatus for forming thin film
JP2018081964A (en) Deposition device
JPH05343335A (en) Formation of silicon nitride film
KR20000056006A (en) Forming method of gate spacer for semiconductive element
JPH06181205A (en) Method of manufacturing semiconductor device
JP2007013205A (en) Method for manufacturing semiconductor device