JPH0577353B2 - - Google Patents
Info
- Publication number
- JPH0577353B2 JPH0577353B2 JP62108340A JP10834087A JPH0577353B2 JP H0577353 B2 JPH0577353 B2 JP H0577353B2 JP 62108340 A JP62108340 A JP 62108340A JP 10834087 A JP10834087 A JP 10834087A JP H0577353 B2 JPH0577353 B2 JP H0577353B2
- Authority
- JP
- Japan
- Prior art keywords
- contact
- film
- ground plane
- etching
- insulating film
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Landscapes
- Superconductor Devices And Manufacturing Methods Thereof (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP62108340A JPS63273370A (ja) | 1987-04-30 | 1987-04-30 | 接地面コンタクトの形成方法 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP62108340A JPS63273370A (ja) | 1987-04-30 | 1987-04-30 | 接地面コンタクトの形成方法 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS63273370A JPS63273370A (ja) | 1988-11-10 |
JPH0577353B2 true JPH0577353B2 (enrdf_load_html_response) | 1993-10-26 |
Family
ID=14482208
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP62108340A Granted JPS63273370A (ja) | 1987-04-30 | 1987-04-30 | 接地面コンタクトの形成方法 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS63273370A (enrdf_load_html_response) |
-
1987
- 1987-04-30 JP JP62108340A patent/JPS63273370A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPS63273370A (ja) | 1988-11-10 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US5872052A (en) | Planarization using plasma oxidized amorphous silicon | |
CA1067038A (en) | Planarizing insulative layers by resputtering | |
JPS5972133A (ja) | 半導体素子基板の金属電極膜形成方法 | |
JPH0577353B2 (enrdf_load_html_response) | ||
KR20040009753A (ko) | 엠아이엠 캐패시터 형성방법 | |
US6753265B2 (en) | Method for manufacturing bit line | |
JPH01228133A (ja) | 半導体装置の製造方法 | |
JPH0661195A (ja) | 半導体装置の製造方法 | |
KR100301428B1 (ko) | 하드 마스크를 갖는 반도체소자의 식각방법 | |
JPH0734440B2 (ja) | 半導体装置における配線形成方法 | |
KR100313097B1 (ko) | 아날로그반도체소자제조방법 | |
JPH0577346B2 (enrdf_load_html_response) | ||
KR950002279B1 (ko) | 메모리 셀의 실린더형 캐패시터 제조방법 | |
KR920007067B1 (ko) | 층간배선 금속의 제조방법 | |
KR930008893B1 (ko) | 메모리 셀의 캐패시터 제조방법 | |
KR100290779B1 (ko) | 디램 디바이스의 전하 저장 전극 형성방법 | |
JPH0511432B2 (enrdf_load_html_response) | ||
KR100504437B1 (ko) | 반도체 소자의 커패시터 형성 방법 | |
KR100311499B1 (ko) | 반도체 소자의 커패시터 제조 방법 | |
KR100419749B1 (ko) | 반도체소자의제조방법 | |
JPS63224273A (ja) | ジヨセフソン接合素子とその作製方法 | |
JPS61107740A (ja) | 半導体装置の製造方法 | |
JPH0481356B2 (enrdf_load_html_response) | ||
JPS61272981A (ja) | ジヨセフソン装置の製造方法 | |
JPS60234344A (ja) | 半導体装置の製造方法 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
LAPS | Cancellation because of no payment of annual fees |