JPH0574103B2 - - Google Patents

Info

Publication number
JPH0574103B2
JPH0574103B2 JP2307336A JP30733690A JPH0574103B2 JP H0574103 B2 JPH0574103 B2 JP H0574103B2 JP 2307336 A JP2307336 A JP 2307336A JP 30733690 A JP30733690 A JP 30733690A JP H0574103 B2 JPH0574103 B2 JP H0574103B2
Authority
JP
Japan
Prior art keywords
cache
memory
write
bus
cpu
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP2307336A
Other languages
English (en)
Japanese (ja)
Other versions
JPH03189845A (ja
Inventor
Mei Chuan Chao
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
International Business Machines Corp
Original Assignee
International Business Machines Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by International Business Machines Corp filed Critical International Business Machines Corp
Publication of JPH03189845A publication Critical patent/JPH03189845A/ja
Publication of JPH0574103B2 publication Critical patent/JPH0574103B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G06F12/0806—Multiuser, multiprocessor or multiprocessing cache systems
    • G06F12/0815—Cache consistency protocols
    • G06F12/0831—Cache consistency protocols using a bus scheme, e.g. with bus monitoring or watching means
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G06F12/0804—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches with main memory updating
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G06F12/0844—Multiple simultaneous or quasi-simultaneous cache accessing
    • G06F12/0855—Overlapped cache accessing, e.g. pipeline
    • G06F12/0859—Overlapped cache accessing, e.g. pipeline with reload from main memory

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
JP2307336A 1989-12-13 1990-11-15 階層メモリ・システムおよびキヤツシユ・メモリ・サブシステム Granted JPH03189845A (ja)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US45090089A 1989-12-13 1989-12-13
US450900 1989-12-13

Publications (2)

Publication Number Publication Date
JPH03189845A JPH03189845A (ja) 1991-08-19
JPH0574103B2 true JPH0574103B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) 1993-10-15

Family

ID=23789981

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2307336A Granted JPH03189845A (ja) 1989-12-13 1990-11-15 階層メモリ・システムおよびキヤツシユ・メモリ・サブシステム

Country Status (2)

Country Link
EP (1) EP0432524A3 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
JP (1) JPH03189845A (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)

Families Citing this family (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0559409B1 (en) * 1992-03-04 1998-07-22 Motorola, Inc. A method and apparatus for performing a bus arbitration protocol in a data processing system
DE69330768T2 (de) * 1992-04-24 2002-07-04 Compaq Computer Corp., Houston Verfahren und Vorrichtung zum Betrieb eines Multiprozessor-Rechnersystems mit Cachespeichern
EP0607669A1 (en) * 1993-01-21 1994-07-27 Advanced Micro Devices, Inc. Data caching system and method
TW234174B (en) * 1993-05-14 1994-11-11 Ibm System and method for maintaining memory coherency
JPH0756815A (ja) * 1993-07-28 1995-03-03 Internatl Business Mach Corp <Ibm> キャッシュ動作方法及びキャッシュ
US5687350A (en) * 1995-02-10 1997-11-11 International Business Machines Corporation Protocol and system for performing line-fill address during copy-back operation
US5715427A (en) * 1996-01-26 1998-02-03 International Business Machines Corporation Semi-associative cache with MRU/LRU replacement
US6052762A (en) * 1996-12-02 2000-04-18 International Business Machines Corp. Method and apparatus for reducing system snoop latency
US9367464B2 (en) * 2011-12-30 2016-06-14 Intel Corporation Cache circuit having a tag array with smaller latency than a data array
US9336156B2 (en) * 2013-03-14 2016-05-10 Intel Corporation Method and apparatus for cache line state update in sectored cache with line state tracker
CN116701246B (zh) * 2023-05-23 2024-05-07 合芯科技有限公司 一种提升缓存带宽的方法、装置、设备及存储介质
CN116543804B (zh) * 2023-07-07 2023-11-24 长鑫存储技术有限公司 驱动控制电路和存储器

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
SE445270B (sv) * 1981-01-07 1986-06-09 Wang Laboratories Dator med ett fickminne, vars arbetscykel er uppdelad i tva delcykler
JPS57189398A (en) * 1981-05-14 1982-11-20 Fujitsu Ltd Control system for memory system
JPS6145343A (ja) * 1984-08-09 1986-03-05 Fujitsu Ltd スワツプ制御方式
US4881163A (en) * 1986-09-19 1989-11-14 Amdahl Corporation Computer system architecture employing cache data line move-out queue buffer
US4905188A (en) * 1988-02-22 1990-02-27 International Business Machines Corporation Functional cache memory chip architecture for improved cache access

Also Published As

Publication number Publication date
JPH03189845A (ja) 1991-08-19
EP0432524A3 (en) 1992-10-28
EP0432524A2 (en) 1991-06-19

Similar Documents

Publication Publication Date Title
JP7553478B2 (ja) 書き込みミスエントリのドレインをサポートする犠牲キャッシュ
US5903911A (en) Cache-based computer system employing memory control circuit and method for write allocation and data prefetch
US12332790B2 (en) Multi-level cache security
US12135646B2 (en) Cache coherence shared state suppression
JPH0659976A (ja) 遅延プッシュをコピー・バック・データ・キャッシュに再ロードする方法
JPH0850570A (ja) コンピュータシステム、インテグレーテッドプロセッサ、キャッシュベースのコンピュータシステムのためのスヌープ制御方法
US6535958B1 (en) Multilevel cache system coherence with memory selectively configured as cache or direct access memory and direct memory access
JPH0574103B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
US6484237B1 (en) Unified multilevel memory system architecture which supports both cache and addressable SRAM
KR100380674B1 (ko) 멀티프로세서 시스템에서의 기록-통과 기억 동작동안 캐시코히어런스를 유지하는 방법 및 시스템