JPH0572268A - Jig for characteristic inspection for tape bonding semiconductor device - Google Patents

Jig for characteristic inspection for tape bonding semiconductor device

Info

Publication number
JPH0572268A
JPH0572268A JP3259771A JP25977191A JPH0572268A JP H0572268 A JPH0572268 A JP H0572268A JP 3259771 A JP3259771 A JP 3259771A JP 25977191 A JP25977191 A JP 25977191A JP H0572268 A JPH0572268 A JP H0572268A
Authority
JP
Japan
Prior art keywords
semiconductor device
test
burn
jig
bonding semiconductor
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP3259771A
Other languages
Japanese (ja)
Inventor
Yoshinobu Deguchi
善宣 出口
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Mitsubishi Electric Corp
Original Assignee
Mitsubishi Electric Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Mitsubishi Electric Corp filed Critical Mitsubishi Electric Corp
Priority to JP3259771A priority Critical patent/JPH0572268A/en
Publication of JPH0572268A publication Critical patent/JPH0572268A/en
Pending legal-status Critical Current

Links

Abstract

PURPOSE:To decrease a shifting process of a tape bonding (TB) semiconductor device with a reduction in equipment costs by reducing the type of jigs for inspection of this TB semiconductor device to one. CONSTITUTION:The TB semiconductor device 1 is positioned and placed on a carrier 5 for testing and pads 13 for testing of the TB semiconductor device 1 are put on electrodes 53 for testing on the carrier 5. A keeper 6 is positioned and put on the carrier 5 from above the TB semiconductor device 1 to press the pads 13 for testing onto the electrodes 53 for testing with pressing pins 65. Under such a condition, a burn-in pretesting process, a burn-in process and a burn-in post-testing process are performed.

Description

【発明の詳細な説明】Detailed Description of the Invention

【0001】[0001]

【産業上の利用分野】この発明は、テープボンディング
半導体装置の組立工程後の電気特性を検査するために用
いる、特性検査治工具に関する。
BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a characteristic inspection jig and tool used for inspecting electrical characteristics of a tape bonding semiconductor device after an assembling process.

【0002】[0002]

【従来の技術】図5はテープボンディング(Tape Autom
ated Bonding)形のテープから分割された、個別のテー
プボンディング半導体装置(例えばIC)(以下「TB
半導体装置」と称する)の平面図である。1はTB半導
体装置で、次のように構成されている。11はフィルム
部で、テープ送り穴11a、外部リード用穴11bが設
けられている。12はフィルム部11に形成され多数の
外部リードで、先端に試験用パッド13が設けられてお
り、検査装置のプローブ針が当てられる。14は外部リ
ード12の内端にバンプを介しボンディングされた半導
体チップ(例えばICチップ)である。
2. Description of the Related Art FIG. 5 shows a tape bonding (Tape Autom
individual tape bonding semiconductor device (for example, IC) (hereinafter referred to as “TB”) divided from an ated bonding type tape.
It is a top view of a "semiconductor device". Reference numeral 1 is a TB semiconductor device, which is configured as follows. A film portion 11 has a tape feed hole 11a and an external lead hole 11b. Reference numeral 12 is a large number of external leads formed on the film portion 11, a test pad 13 is provided at the tip, and a probe needle of an inspection device is applied thereto. Reference numeral 14 is a semiconductor chip (for example, an IC chip) bonded to the inner end of the external lead 12 via a bump.

【0003】図6はバーンイン前と後との試験で用いる
従来の検査用治工具の要部斜視図である。2は検査用治
工具で、次のように構成されている。21は絶縁材を基
板とする試験ヘッドで、試験装置と被試験のTB半導体
装置1を接続する。3は検査ヘッド21上に多数個が配
設されたTB半導体装置用ソケットで、案内枠31及び
ふた32が設けられている。ソケット3上には、被試験
のTB半導体装置1が位置決めされて載せられている。
FIG. 6 is a perspective view of a main part of a conventional inspection tool used in tests before and after burn-in. Reference numeral 2 is an inspection jig and has the following structure. Reference numeral 21 denotes a test head using an insulating material as a substrate, which connects the test apparatus and the TB semiconductor device 1 under test. Reference numeral 3 denotes a TB semiconductor device socket in which a large number are arranged on the inspection head 21, and a guide frame 31 and a lid 32 are provided. The TB semiconductor device 1 under test is positioned and placed on the socket 3.

【0004】図7は従来のバーンインに用いるバーンイ
ン用治工具の斜視図である。4はバーンイン用治工具
で、次のように構成されている。バーンインボード41
上の端部には、バーンイン装置(図示しない)に電気的
に接続するための多数の引出電極42が設けられてい
る。バーンインボード41上に多数のソケット3が配設
され、形成された配線43により対応する引出電極42
に接続されている。
FIG. 7 is a perspective view of a burn-in jig used for conventional burn-in. Reference numeral 4 denotes a burn-in jig, which is configured as follows. Burn-in board 41
A large number of extraction electrodes 42 for electrically connecting to a burn-in device (not shown) are provided at the upper end. A large number of sockets 3 are arranged on the burn-in board 41, and the corresponding extraction electrodes 42 are formed by the formed wirings 43.
It is connected to the.

【0005】次に動作を説明する。組立工程を終え、キ
ャリヤテープから1個宛分離された図5に示すTB半導
体装置1は、バーンインの前試験工程に送られてくる。
送られてきたTB半導体装置1は図6に示すように、検
査用治工具2の試験ヘッド21上のソケット3に収めら
れる。このソケット3に載置されたTB半導体装置1
は、バーンインの前試験がされる。試験終了後、良品の
TB半導体装置1は、バーンイン用治工具4のバーンイ
ンボード41のソケット3へ移載する作業がなされる。
移載の終了後、バーンイン用治工具4は、バーンイン装
置(図示しない)に装着される。バーンイン装置では、
TB半導体装置1は雰囲気温度が約70〜100℃の高
温に保たれ、バーンインボード41の引出電極42、配
線43を経て試験用パッド13、外部リード12を通し
て通電され、約4〜24時間維持される。バーンインが
終了すると、バーンイン装置からバーンイン用治工具4
が取外され、バーンインボード41からTB半導体装置
1が抜取られ、検査用治工具2の試験ヘッド21のソケ
ット3に収められる。こうして、上記バーンイン前試験
と同様に、バーンインの後試験がされる。この試験によ
る良品のTB半導体装置1はまとめて荷造りされ出荷さ
れる。
Next, the operation will be described. The TB semiconductor device 1 shown in FIG. 5, which has been separated from the carrier tape after completion of the assembly process, is sent to the pre-test process of burn-in.
The sent TB semiconductor device 1 is housed in the socket 3 on the test head 21 of the inspection tool 2 as shown in FIG. TB semiconductor device 1 placed in this socket 3
Will be pre-tested for burn-in. After the test is completed, the work of transferring the good TB semiconductor device 1 to the socket 3 of the burn-in board 41 of the burn-in jig 4 is performed.
After the transfer is completed, the burn-in jig / tool 4 is mounted on a burn-in device (not shown). With burn-in equipment,
The ambient temperature of the TB semiconductor device 1 is maintained at a high temperature of about 70 to 100 ° C., electricity is passed through the test electrode 13 and the external lead 12 via the extraction electrode 42 of the burn-in board 41, the wiring 43, and maintained for about 4 to 24 hours. It When the burn-in is completed, the burn-in device will start the burn-in jig 4
Is removed, the TB semiconductor device 1 is extracted from the burn-in board 41, and is housed in the socket 3 of the test head 21 of the inspection tool 2. In this way, the post-burn-in test is performed in the same manner as the pre-burn-in test. The non-defective TB semiconductor devices 1 obtained by this test are packed and shipped together.

【0006】[0006]

【発明が解決しようとする課題】上記のような従来のT
B半導体装置の検査用治工具では、試験用治工具2とバ
ーンイン用治工具4との2種類の治工具を要し、設備費
が高くなるという問題点があった。また、各治工具2と
4への多数のTB半導体装置1の挿入及び抜取り作業を
要し、生産性を低下させるという問題点があった。
DISCLOSURE OF THE INVENTION Problems to be Solved by the Invention
The inspection jig and tool for the B semiconductor device requires two kinds of jig and tool, that is, the test jig 2 and the burn-in jig 4, and there is a problem that the equipment cost increases. Further, there is a problem in that a large number of TB semiconductor devices 1 need to be inserted into and removed from the respective jigs 2 and 4, thus reducing productivity.

【0007】この発明は、このような問題点を解決する
ためになされたもので、特性検査用治工具が1種でよ
く、設備費を低減し、TB半導体装置の挿入、抜取り工
程を減らし生産性を向上したTB半導体装置の特性検査
用治工具を得ることを目的としている。
The present invention has been made in order to solve such problems, and requires only one type of jig for characteristic inspection, which reduces equipment costs and reduces the steps of inserting and extracting TB semiconductor devices. The object is to obtain a tool for inspecting characteristics of a TB semiconductor device having improved properties.

【0008】[0008]

【課題を解決するための手段】この発明にかかるTB半
導体装置の特性検査用治工具は、試験用受け具の載置ボ
ード上に、TB半導体装置を載置する複数の載置部を形
成し、この載置部にはTB半導体装置のフィルムを位置
決めする位置決め突起と、TB半導体装置の各試験用パ
ッドに対応し接触する試験用電極とを設けている。載置
ボード上の載置部に載せられたTB半導体装置を、押え
具により各試験用パッドを各試験用電極に押圧接触させ
ている。載置ボード上には端部に複数の引出電極が設け
られ、各試験用電極と各引出電極とを配線により接続し
ている。この特性検査用治工具に複数のTB半導体装置
を位置決め載置し、この状態でバーンイン前試験と、バ
ーンインと、バーンイン後の試験との各工程にかけられ
るようにしている。
A tool for inspecting characteristics of a TB semiconductor device according to the present invention has a plurality of mounting portions for mounting the TB semiconductor device formed on a mounting board of a test receiver. The mounting portion is provided with a positioning protrusion for positioning the film of the TB semiconductor device and a test electrode corresponding to and in contact with each test pad of the TB semiconductor device. In the TB semiconductor device mounted on the mounting portion on the mounting board, each test pad is pressed into contact with each test electrode by a retainer. A plurality of extraction electrodes are provided at the ends on the mounting board, and each test electrode and each extraction electrode are connected by wiring. A plurality of TB semiconductor devices are positioned and mounted on the jig for characteristic inspection, and in this state, each process of a pre-burn-in test, a burn-in, and a post-burn-in test can be performed.

【0009】[0009]

【作用】この発明においては、試験用受け具にTB半導
体装置を位置決め載置し、押え具により各試験用パッド
を各試験用電極に押圧させている。この状態の検査用治
工具を試験工程に送りバーンイン前の試験が行われ、不
良品が除かれる。この状態で検査用治工具をバーンイン
工程に送り、バーンインを行う。バーンイン後、検査用
治工具は試験工程に送られ、バーンイン後の試験が行わ
れ、不良品が除去される。
In the present invention, the TB semiconductor device is positioned and mounted on the test receiver, and each test pad is pressed against each test electrode by the retainer. The jig for inspection in this state is sent to the test process and the test before burn-in is performed to remove defective products. In this state, the inspection tool is sent to the burn-in process for burn-in. After the burn-in, the inspection tool is sent to the test process, the post-burn-in test is performed, and defective products are removed.

【0010】[0010]

【実施例】図1(A)及び(B)は、この発明によるT
B半導体装置の特性検査用治工具の一実施例を示す要部
平面図及び断面図である。TB半導体装置1が試験用受
け具5の載置ボード51上の載置部52(図2参照)に
位置決めし載置されている。この位置決めは、載置ボー
ド51上に設けられた両側2列の複数宛の位置決め突起
54に、TB半導体装置1のテープフィルム11の各テ
ープ送り穴11aがはめられることによる。TB半導体
装置1の四辺の多数宛の試験用パッド13は、載置ボー
ド51上に設けられた各試験用電極53にそれぞれ受け
られている。この状態の載置ボード51上方から押え具
6を下降し、押え具6の支持体61の四隅下方に設けら
れた位置決めピン62を、載置ボード51の4箇所のス
ルーホール55に差込むことにより位置決めがされる。
押え具6の下降により、支持体61下部内の押え体63
の下部に設けられた、四辺の多数宛の押圧ピン65が圧
縮ばね64の押圧で、対応する各試験用パッド13を、
各試験用電極53にそれぞれ圧接させる。
DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS FIGS. 1A and 1B show a T according to the present invention.
3A and 3B are a plan view and a cross-sectional view of a main part showing an embodiment of a tool for inspecting characteristics of a B semiconductor device. The TB semiconductor device 1 is positioned and mounted on the mounting portion 52 (see FIG. 2) on the mounting board 51 of the test receiver 5. This positioning is performed by fitting the tape feed holes 11a of the tape film 11 of the TB semiconductor device 1 to the positioning projections 54 provided on the mounting board 51 for two or more rows on both sides. The test pads 13 addressed to a large number of four sides of the TB semiconductor device 1 are respectively received by the test electrodes 53 provided on the mounting board 51. In this state, the presser foot 6 is lowered from above the mounting board 51, and the positioning pins 62 provided below the four corners of the support 61 of the presser foot 6 are inserted into the four through holes 55 of the mounting board 51. Is positioned by.
By lowering the presser foot 6, the presser body 63 in the lower part of the support body 61 is
The pressing pins 65 provided at the lower part of the four sides for a large number of four sides press the corresponding compression pads 64 to move the corresponding test pads 13,
The test electrodes 53 are brought into pressure contact with each other.

【0011】この状態の検査用治工具により、各TB半
導体装置は移替えられることなく、バーンイン前試験工
程、バーンイン工程及びバーンイン後試験工程にかけら
れる。
With the inspection jig in this state, the TB semiconductor devices are subjected to the pre-burn-in test process, the burn-in process and the post-burn-in test process without being transferred.

【0012】試験用受け具5は、図2に斜視図で示すよ
うになっている。5は試験用受け具で、絶縁材からなる
載置ボード51の上面に、複数のTB半導体装置1の載
置部52が設定されている。53はTB半導体装置1の
各試験用パッド13に対応する多数の試験用電極、54
はテープフィルム11の各テープ送り穴11aがはめら
れる位置決め突起、55は載置部52の四隅に設けられ
たスルーホールで、支持体61の位置決めピン62が差
込まれる。56は載置ボード51上の端部に形成された
多数の引出電極で、印刷配線などによる配線57により
各試験用電極53に接続されている。各引出電極56は
各工程において、試験装置及びバーンイン装置(いづれ
も図示しない)の各電極に接続される。
The test receptacle 5 is shown in a perspective view in FIG. Reference numeral 5 denotes a test receiver, on the upper surface of a mounting board 51 made of an insulating material, mounting portions 52 of the plurality of TB semiconductor devices 1 are set. 53 is a large number of test electrodes corresponding to the respective test pads 13 of the TB semiconductor device 1, 54
Is a positioning protrusion into which each tape feed hole 11a of the tape film 11 is fitted, and 55 is a through hole provided at the four corners of the mounting portion 52, into which the positioning pin 62 of the support 61 is inserted. Reference numeral 56 denotes a large number of extraction electrodes formed at the end of the mounting board 51, which are connected to the test electrodes 53 by wiring 57 such as printed wiring. Each extraction electrode 56 is connected to each electrode of a test apparatus and a burn-in apparatus (neither is shown) in each step.

【0013】図2の試験用受け具5の載置部52を、図
3(A)及び(B)に拡大平面図及び断面図で示す。載
置ボード51には上面に、試験用電極53と位置決め突
起54とが突出して設けられ、四隅にスルーホール55
が貫通して設けられている。
The mounting portion 52 of the test receiver 5 of FIG. 2 is shown in FIGS. 3A and 3B in an enlarged plan view and a sectional view. On the upper surface of the mounting board 51, a test electrode 53 and a positioning projection 54 are provided so as to project, and through holes 55 are provided at four corners.
Are provided so as to penetrate therethrough.

【0014】上記押え具6を図4(A)及び(B)に斜
視図及び断面図で示す。押え具6の支持体61には四隅
に位置決めピン62が下方に出されている。支持体61
の下部には凹部61aが設けられている。61bは載置
ボード51の各位置決め突起54に対応して設けられた
逃し穴である。63は凹部61a内に上下動可能に挿入
され、圧縮ばね64により押圧された押え体、65は押
え体63の下部に設けられた多数の押圧ピンで、載置ボ
ード51上の各試験用電極53に上方から対応するよう
にしている。
The presser foot 6 is shown in FIGS. 4A and 4B in a perspective view and a sectional view. Positioning pins 62 are projected downward at four corners of the support 61 of the retainer 6. Support 61
A recess 61a is provided in the lower part of the. Reference numeral 61b is an escape hole provided corresponding to each positioning protrusion 54 of the mounting board 51. Reference numeral 63 denotes a pressing body that is vertically movably inserted into the recess 61a and is pressed by the compression spring 64. Reference numeral 65 denotes a large number of pressing pins provided below the pressing body 63, which are electrodes for testing on the mounting board 51. It corresponds to 53 from above.

【0015】次に、動作を説明する。組立工程を終え、
1個宛に分離されたTB半導体装置1は、試験用受け具
5の載置ボード51上の載置部52に載置される。この
とき、TB半導体装置1のテープ送り穴11aが位置決
め突起54にはめられて位置決めされ、各試験用パッド
13が各試験用電極53上に重なる。次に押え具6を載
せることにより、位置決めピン62がスルーホール55
に挿入され位置決めされる。つづく押え具6の下降で、
圧縮ばね64のばね圧による押圧ピン65の押圧で、試
験用パッド13が対応する試験用電極53に押圧接触さ
れる。
Next, the operation will be described. Finish the assembly process,
The separated TB semiconductor devices 1 are mounted on the mounting portion 52 on the mounting board 51 of the test fixture 5. At this time, the tape feed hole 11a of the TB semiconductor device 1 is fitted and positioned by the positioning protrusion 54, and each test pad 13 overlaps each test electrode 53. Next, by placing the pressing tool 6, the positioning pin 62 is moved to the through hole 55.
Is inserted and positioned. Continue to lower the presser foot 6,
By pressing the pressing pin 65 by the spring pressure of the compression spring 64, the test pad 13 is pressed and brought into contact with the corresponding test electrode 53.

【0016】このように、TB半導体装置1が載置され
た検査用治工具は、バーンイン前の試験工程に送られ、
試験がされる。試験後、不良品のTB半導体装置1は除
去される。良品が残された検査用治工具はバーンイン工
程に送られ、バーンイン装置に装着され、上記従来例と
同様に所定時間高温に保たれる。バーンインが終わると
検査用治工具はバーンイン後の試験工程に送られ、試験
がされる。試験後、不良品のTB半導体装置1が除か
れ、良品のTB半導体装置は、まとめて荷造りされ出荷
される。
As described above, the inspection tool on which the TB semiconductor device 1 is mounted is sent to the test process before burn-in.
The test is done. After the test, the defective TB semiconductor device 1 is removed. The inspection jigs and tools in which the non-defective products are left are sent to the burn-in process, mounted on the burn-in device, and kept at a high temperature for a predetermined time as in the conventional example. When the burn-in is completed, the inspection jig is sent to the test process after the burn-in and tested. After the test, the defective TB semiconductor devices 1 are removed, and the good TB semiconductor devices are packed and shipped together.

【0017】[0017]

【発明の効果】以上のように、この発明によれば、試験
用受け具の載置ボード上の複数の載置部に、TB半導体
装置のテープフィルムを位置決めする手段と、TB半導
体装置の各試験用パッドに対応する各試験用電極を設
け、載置ボード上の載置部にTB半導体装置を位置決め
載置し、試験用パッドを試験用電極に重ねている。押え
具の押え体の各押圧ピンにより、各試験用パッドを各試
験用電極に押圧接触させるようにしたので、TB半導体
装置が載置された検査用治工具が、バーンイン前の試験
工程と、バーンイン工程と、バーンイン後の試験工程に
かけられ、検査用治工具が1種類でよく、設備費が低減
され、TB半導体装置の移替え作業が減り、生産性が向
上される。
As described above, according to the present invention, means for positioning the tape film of the TB semiconductor device on the plurality of mounting portions on the mounting board of the test receiver, and each of the TB semiconductor devices. Each test electrode corresponding to the test pad is provided, the TB semiconductor device is positioned and mounted on the mounting portion on the mounting board, and the test pad is overlaid on the test electrode. Since each test pad is brought into pressure contact with each test electrode by each press pin of the presser body of the presser tool, the inspection jig on which the TB semiconductor device is mounted has a test process before burn-in. The burn-in process and the test process after the burn-in are performed, and only one type of jig for inspection is required, the equipment cost is reduced, the transfer work of the TB semiconductor device is reduced, and the productivity is improved.

【図面の簡単な説明】[Brief description of drawings]

【図1】(A)図はこの発明の一実施例によるTB半導
体装置の特性検査用治工具の要部平面図、(B)図は
(A)図のB1−B1線における断面図である。
FIG. 1A is a plan view of a main part of a tool for inspecting characteristics of a TB semiconductor device according to an embodiment of the present invention, and FIG. 1B is a sectional view taken along line B 1 -B 1 of FIG. 1A. Is.

【図2】図1の試験用受け具の斜視図である。2 is a perspective view of the test receiver of FIG. 1. FIG.

【図3】(A)図は図2の試験用受け具の載置部の拡大
平面図、(B)図は(A)図のB3−B3線における断面
図である。
3 (A) is an enlarged plan view of a mounting portion of the test receiver of FIG. 2, and FIG. 3 (B) is a sectional view taken along line B 3 -B 3 of FIG. 3 (A).

【図4】(A)図は図1の押え具の斜視図、図(B)は
(A)図のB4−B4線における断面図である。
[4] (A) Figure is a perspective view of the retainer of Figure 1, Figure (B) is a cross-sectional view taken along B 4 -B 4 line (A) and FIG.

【図5】被試験のTB半導体装置の平面図である。FIG. 5 is a plan view of a TB semiconductor device under test.

【図6】従来のTB半導体装置の特性検査用治工具のう
ちの試験用治工具の要部斜視図である。
FIG. 6 is a perspective view of a main part of a test jig of the conventional characteristic inspection jig of the TB semiconductor device.

【図7】従来のTB半導体装置の特性検査用治工具のう
ちのバーンイン用治工具の平面図である。
FIG. 7 is a plan view of a burn-in jig of a conventional tool for inspecting characteristics of a TB semiconductor device.

【符号の説明】[Explanation of symbols]

1 テープボンディング(TB)半導体装置 11 テープフィルム 11a テープ送り穴 13 試験用パッド 5 試験用受け具 51 載置ボード 52 載置部 53 試験用電極 54 位置決め突起 55 位置決め用スルーホール 56 引出電極 57 配線 6 押え具 61 支持体 62 位置決めピン 63 押え体 64 圧縮ばね 65 押圧ピン 1 Tape bonding (TB) semiconductor device 11 Tape film 11a Tape feed hole 13 Test pad 5 Test receiver 51 Mounting board 52 Mounting portion 53 Test electrode 54 Positioning protrusion 55 Positioning through hole 56 Lead electrode 57 Wiring 6 Presser foot 61 Support 62 Positioning pin 63 Presser 64 Compression spring 65 Push pin

Claims (1)

【特許請求の範囲】[Claims] 【請求項1】 上部にテープボンディング半導体装置の
載置部が複数箇所設けられた載置ボードと、上記載置部
には上記テープボンディング半導体装置の位置決め手段
と、テープボンディング半導体装置の複数の試験用パッ
ドに接触する複数の試験用電極とが設けられ、上記載置
ボード上の端部に設けられ、上記各試験用電極と配線に
よりそれぞれ接続された複数の引出電極とを有する試験
用受け具、 上記各載置部上に載置されたテープボンディング半導体
装置上方に載せられ、上記載置ボードに位置決めされる
支持体と、この支持体の下部に配設され、ばね手段によ
り押下げ力が加えられた押え体と、この押え体の下部に
固定され、上記各試験用パッドを押圧して上記各試験用
電極上に圧接させる複数の押圧ピンとを有する押え具を
備えたテープボンディング半導体装置の特性検査用治工
具。
1. A mounting board having a plurality of mounting portions for the tape bonding semiconductor device on an upper portion, a positioning means for the tape bonding semiconductor device on the mounting portion, and a plurality of tests for the tape bonding semiconductor device. And a plurality of test electrodes that come into contact with the test pad, are provided at the end of the above-mentioned mounting board, and have a plurality of extraction electrodes that are respectively connected to the test electrodes by wiring. , A supporting body placed above the tape bonding semiconductor device mounted on each of the mounting portions and positioned on the mounting board, and a pressing force provided by a spring means disposed below the supporting body. A presser having an applied presser body and a plurality of pressing pins fixed to the lower part of the presser body and pressing the test pads to bring them into pressure contact with the test electrodes are provided. -Loop bonding semiconductor device jig for inspecting characteristics of.
JP3259771A 1991-09-10 1991-09-10 Jig for characteristic inspection for tape bonding semiconductor device Pending JPH0572268A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP3259771A JPH0572268A (en) 1991-09-10 1991-09-10 Jig for characteristic inspection for tape bonding semiconductor device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP3259771A JPH0572268A (en) 1991-09-10 1991-09-10 Jig for characteristic inspection for tape bonding semiconductor device

Publications (1)

Publication Number Publication Date
JPH0572268A true JPH0572268A (en) 1993-03-23

Family

ID=17338745

Family Applications (1)

Application Number Title Priority Date Filing Date
JP3259771A Pending JPH0572268A (en) 1991-09-10 1991-09-10 Jig for characteristic inspection for tape bonding semiconductor device

Country Status (1)

Country Link
JP (1) JPH0572268A (en)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH10253688A (en) * 1997-03-10 1998-09-25 Sony Corp Apparatus and method for continuity inspection of flexible circuit board
US6445200B2 (en) * 1998-02-19 2002-09-03 Fujitsu Limited Semiconductor element testing carrier using a membrane contactor and a semiconductor element testing method and apparatus using such a carrier
JP2011521265A (en) * 2008-05-21 2011-07-21 クウォリタウ・インコーポレーテッド High temperature ceramic die package and DUT board socket

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH10253688A (en) * 1997-03-10 1998-09-25 Sony Corp Apparatus and method for continuity inspection of flexible circuit board
US6445200B2 (en) * 1998-02-19 2002-09-03 Fujitsu Limited Semiconductor element testing carrier using a membrane contactor and a semiconductor element testing method and apparatus using such a carrier
JP2011521265A (en) * 2008-05-21 2011-07-21 クウォリタウ・インコーポレーテッド High temperature ceramic die package and DUT board socket

Similar Documents

Publication Publication Date Title
JP3014338B2 (en) Test equipment for unpackaged semiconductor chips
US5663654A (en) Universal wafer carrier for wafer level die burn-in
TWI316743B (en) Test apparatus for yielding a known good die
US5408190A (en) Testing apparatus having substrate interconnect for discrete die burn-in for nonpackaged die
US5468157A (en) Non-destructive interconnect system for semiconductor devices
US6640415B2 (en) Segmented contactor
US5539324A (en) Universal wafer carrier for wafer level die burn-in
JPH0817198B2 (en) Method and apparatus for making a connection between a circuit chip and a temporary carrier for burn-in testing
KR960011257B1 (en) Burn in socket and testing method using the same
JPH0572268A (en) Jig for characteristic inspection for tape bonding semiconductor device
US6828812B2 (en) Test apparatus for testing semiconductor dice including substrate with penetration limiting contacts for making electrical connections
JP2716663B2 (en) Semiconductor die testing equipment
JP3129305B2 (en) Test carrier and bare chip inspection method
US20070285115A1 (en) Universal wafer carrier for wafer level die burn-in
KR100356823B1 (en) Probe card
KR0141453B1 (en) Manufacturing method of known-good die
US6942497B2 (en) Socket assembly for test of integrated circuit, and its integrated circuit and tester
US6720574B2 (en) Method of testing a semiconductor chip
JPH03102848A (en) Aging method of semiconductor device
JPH05206233A (en) Aging equipment for semiconductor
JPH08105934A (en) Ic burn-in device
KR200177064Y1 (en) Device for testing electrical property of ball grid array package
JPH04326539A (en) Probe equipment
KR100435209B1 (en) Semiconductor chip package loading/unloading apparatus with socket pressing plate
WO1994019699A1 (en) Method and apparatus for bare die burn-in and test using z-axis electrically conductive material