JPH0559453B2 - - Google Patents

Info

Publication number
JPH0559453B2
JPH0559453B2 JP61078655A JP7865586A JPH0559453B2 JP H0559453 B2 JPH0559453 B2 JP H0559453B2 JP 61078655 A JP61078655 A JP 61078655A JP 7865586 A JP7865586 A JP 7865586A JP H0559453 B2 JPH0559453 B2 JP H0559453B2
Authority
JP
Japan
Prior art keywords
subscript
array
dimensional
register
block
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP61078655A
Other languages
English (en)
Japanese (ja)
Other versions
JPS62235659A (ja
Inventor
Naoki Nishi
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nippon Electric Co Ltd filed Critical Nippon Electric Co Ltd
Priority to JP61078655A priority Critical patent/JPS62235659A/ja
Publication of JPS62235659A publication Critical patent/JPS62235659A/ja
Publication of JPH0559453B2 publication Critical patent/JPH0559453B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Memory System (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
JP61078655A 1986-04-04 1986-04-04 多次元配列のブロツク化アドレツシング装置 Granted JPS62235659A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP61078655A JPS62235659A (ja) 1986-04-04 1986-04-04 多次元配列のブロツク化アドレツシング装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP61078655A JPS62235659A (ja) 1986-04-04 1986-04-04 多次元配列のブロツク化アドレツシング装置

Publications (2)

Publication Number Publication Date
JPS62235659A JPS62235659A (ja) 1987-10-15
JPH0559453B2 true JPH0559453B2 (ko) 1993-08-31

Family

ID=13667873

Family Applications (1)

Application Number Title Priority Date Filing Date
JP61078655A Granted JPS62235659A (ja) 1986-04-04 1986-04-04 多次元配列のブロツク化アドレツシング装置

Country Status (1)

Country Link
JP (1) JPS62235659A (ko)

Also Published As

Publication number Publication date
JPS62235659A (ja) 1987-10-15

Similar Documents

Publication Publication Date Title
EP0739513B1 (en) Method of transmitting of data
US6381668B1 (en) Address mapping for system memory
Parsons et al. A++/P++ array classes for architecture independent finite difference computations
JPH06318154A (ja) 算術演算の必要性を最小にする方法及びそのための結果キャッシュ
US6128639A (en) Array address and loop alignment calculations
JPH0812636B2 (ja) 仮想記憶制御方式の計算機システム
KR100474357B1 (ko) 다단계 분할을 이용한 기억소자 할당방법
JPH06162227A (ja) ベクトル並列計算機
US5900023A (en) Method and apparatus for removing power-of-two restrictions on distributed addressing
CA1115425A (en) Data processor with address extension
JP2814860B2 (ja) 画像拡大縮小装置
JPH0559453B2 (ko)
Harper A multiaccess frame buffer architecture
EP0313787A2 (en) A hardware mechanism for the dynamic customization of permutation using bit-matrix multiplication
EP0888586B1 (en) Array indexing
JPH0289132A (ja) 論理アドレス生成方式
JPH0214364A (ja) 多次元配列の一次元記憶空間への写像・参照方式
JPH0559454B2 (ko)
Ye et al. High-performance NTT architecture for large integer multiplication
JPH0522238B2 (ko)
Parkinson 12 Practical parallel processors and their uses
JP2806262B2 (ja) マルチプロセッサシステムのプロセス割当方法
Moskowitz et al. An algebraic memory model
Lenfant Fast random and sequential access to dynamic memories of any size
JPH0331967A (ja) ベクトル処理装置