JPH0558299B2 - - Google Patents
Info
- Publication number
- JPH0558299B2 JPH0558299B2 JP61174960A JP17496086A JPH0558299B2 JP H0558299 B2 JPH0558299 B2 JP H0558299B2 JP 61174960 A JP61174960 A JP 61174960A JP 17496086 A JP17496086 A JP 17496086A JP H0558299 B2 JPH0558299 B2 JP H0558299B2
- Authority
- JP
- Japan
- Prior art keywords
- phase
- clk
- detection signal
- circuit
- flop
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Landscapes
- Dc Digital Transmission (AREA)
- Synchronisation In Digital Transmission Systems (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP61174960A JPS6331331A (ja) | 1986-07-25 | 1986-07-25 | 復号化回路 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP61174960A JPS6331331A (ja) | 1986-07-25 | 1986-07-25 | 復号化回路 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS6331331A JPS6331331A (ja) | 1988-02-10 |
| JPH0558299B2 true JPH0558299B2 (cs) | 1993-08-26 |
Family
ID=15987744
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP61174960A Granted JPS6331331A (ja) | 1986-07-25 | 1986-07-25 | 復号化回路 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS6331331A (cs) |
Family Cites Families (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4546486A (en) * | 1983-08-29 | 1985-10-08 | General Electric Company | Clock recovery arrangement |
-
1986
- 1986-07-25 JP JP61174960A patent/JPS6331331A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS6331331A (ja) | 1988-02-10 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPH04227122A (ja) | ディジタルクロック変換回路 | |
| JPH0124385B2 (cs) | ||
| JP3963483B2 (ja) | エンコーダ及びデコーダ | |
| US4905257A (en) | Manchester decoder using gated delay line oscillator | |
| US6396877B1 (en) | Method and apparatus for combining serial data with a clock signal | |
| US4740998A (en) | Clock recovery circuit and method | |
| JPH07131448A (ja) | 位相比較回路 | |
| EP0284164B1 (en) | Decoding unit for CMI-encoded signals | |
| JPH0558299B2 (cs) | ||
| US5636248A (en) | Method and system for regenerating amplitude and timing characteristics of an analog signal | |
| US3937881A (en) | Method of and system for transcoding binary signals with reduced changeover rate | |
| WO1990007242A1 (en) | Apparatus and method for binary data transmission | |
| JPH11331137A (ja) | 信号同期装置 | |
| JPH03291033A (ja) | 和分復号回路 | |
| JP3107968B2 (ja) | Nrz−rz信号変換回路 | |
| RU2206181C1 (ru) | Устройство для кодирования - декодирования данных | |
| JPH0210619B2 (cs) | ||
| JP2745993B2 (ja) | 信号伝送方式 | |
| KR910009093B1 (ko) | 부호화 마크 반전 코딩회로 | |
| JPS60176331A (ja) | 符号器および復号器 | |
| KR920001856B1 (ko) | 교환기 노드간의 순환 반복 코드 시그날링 검출회로 | |
| JPS63139428A (ja) | マンチエスタ符号デコ−ダ回路 | |
| JPS6352809B2 (cs) | ||
| JPH0119785B2 (cs) | ||
| JPS6320919A (ja) | スプリツトフエ−ズ符号化回路 |