JPH0556022A - Transmission line switching circuit - Google Patents
Transmission line switching circuitInfo
- Publication number
- JPH0556022A JPH0556022A JP21124391A JP21124391A JPH0556022A JP H0556022 A JPH0556022 A JP H0556022A JP 21124391 A JP21124391 A JP 21124391A JP 21124391 A JP21124391 A JP 21124391A JP H0556022 A JPH0556022 A JP H0556022A
- Authority
- JP
- Japan
- Prior art keywords
- signal
- transmission line
- selector
- output
- switching
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Landscapes
- Detection And Prevention Of Errors In Transmission (AREA)
- Use Of Switch Circuits For Exchanges And Methods Of Control Of Multiplex Exchanges (AREA)
Abstract
Description
【0001】[0001]
【産業上の利用分野】本発明は伝送路切替回路に関し、
特に位相の異なる2つの伝送路を切替える伝送路切替回
路に関する。BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a transmission line switching circuit,
In particular, it relates to a transmission line switching circuit that switches two transmission lines having different phases.
【0002】[0002]
【従来の技術】従来、この種の伝送路切替回路は、図3
に示す構成となっている。伝送路監視信号挿入回路1
は、伝送路1からのデータ信号101にカウンタ3から
出力される伝送路監視信号をクロック信号102により
挿入し、伝送路監視信号付きデータ信号107をセレク
タ11へ出力する。カウンタ3は伝送路1からのクロッ
ク信号102とフレームパルス信号103とを入力し、
データ信号101の所定のパルス位置に挿入する上述の
伝送路監視信号を出力する。伝送路監視信号挿入回路
2、カンタ4は伝送路2側のもので上述と同様の機能を
有する。セレクタ11は伝送路1側の各信号と伝送路2
側の各信号とを外部にある伝送路監視装置よりの切替信
号109により何れかを選択する。即ち通常は伝送路1
側を選択し伝送路1側が障害で切替信号109が反転す
ると直ちに伝送路2側に切替える。2. Description of the Related Art Conventionally, a transmission line switching circuit of this type is shown in FIG.
It has the configuration shown in. Transmission line supervisory signal insertion circuit 1
Inserts the transmission path monitoring signal output from the counter 3 into the data signal 101 from the transmission path 1 by the clock signal 102 and outputs the data signal 107 with the transmission path monitoring signal to the selector 11. The counter 3 inputs the clock signal 102 and the frame pulse signal 103 from the transmission line 1,
The above-mentioned transmission line monitoring signal to be inserted into a predetermined pulse position of the data signal 101 is output. The transmission line monitoring signal insertion circuit 2 and the canter 4 are provided on the transmission line 2 side and have the same functions as described above. The selector 11 is provided for each signal on the transmission line 1 side and the transmission line 2
One of the signals on the side is selected by a switching signal 109 from an external transmission path monitoring device. That is, normally the transmission line 1
When the switching line 109 is selected and the switching signal 109 is inverted due to a failure on the transmission line 1 side, the switching line 109 is immediately switched to the transmission line 2 side.
【0003】伝送路監視信号検出回路9はカウンタ回路
10より出力される検出用の伝送路監視信号により、セ
レクタ11よりの伝送路監視信号付きデータ信号130
の伝送路監視信号を検出し外部へ伝送路監視警報信号1
33とデータ信号134とを出力する。即ち伝送路監視
信号によりセレクタ11を含むその前後の伝送路の監視
を行ない伝送路監視信号に異常があれば伝送路監視警報
信号133を発している。The transmission line supervisory signal detection circuit 9 uses the transmission line supervisory signal for detection output from the counter circuit 10 to generate the data signal 130 with the transmission line supervisory signal from the selector 11.
Transmission line monitoring signal is detected and is transmitted to the outside. Transmission line monitoring alarm signal 1
33 and the data signal 134 are output. That is, the transmission path monitoring signal is used to monitor the transmission path before and after it including the selector 11, and if the transmission path monitoring signal is abnormal, the transmission path monitoring alarm signal 133 is issued.
【0004】[0004]
【発明が解決しようとする課題】このように従来例で
は、切替信号109が反転すると直ちに伝送路を切替え
ているので、切替後の選択されたデータ信号の先頭フレ
ームのデータは、伝送路間で位相が異なっていると切替
前後のデータが連結した形となるので、セレクタ11の
前段で挿入した伝送路監視信号を切替タイミングによっ
ては検出できない場合が生ずる。このために伝送路監視
警報信号133が誤警報を発するという問題がある。As described above, in the conventional example, since the transmission path is switched as soon as the switching signal 109 is inverted, the data of the first frame of the selected data signal after the switching is transferred between the transmission paths. If the phases are different, the data before and after the switching is connected, so that the transmission path monitoring signal inserted in the preceding stage of the selector 11 may not be detected depending on the switching timing. Therefore, there is a problem that the transmission line monitoring alarm signal 133 gives a false alarm.
【0005】[0005]
【課題を解決するための手段】本発明の伝送路切替回路
は、第1の伝送路からの第1のフレームパルス信号と第
1のクロック信号とを入力し第1の伝送路監視信号を出
力する第1のカウンタと、前記第1の伝送路からの第1
のデータ信号に前記第1のクロック信号により前記第1
の伝送路監視信号を挿入し第1の伝送路監視信号付きデ
ータ信号を出力する第1の伝送路監視信号挿入回路と、
第2の伝送路からの第2のフレームパルス信号と第2の
クロック信号とを入力し第2の伝送路監視信号を出力す
る第2のカウンタと、前記第2の伝送路からの第2のデ
ータ信号に前記第2のクロック信号により前記第2の伝
送路監視信号を挿入し第2の伝送路監視信号付きデータ
信号を出力する第2の伝送路監視信号挿入回路と、前記
第1の伝送路監視信号付きデータ信号、前記第1のクロ
ック信号および前記第1のフレームパルス信号と前記第
2の伝送路監視信号付きデータ信号、前記第2のクロッ
ク信号および前記第2のフレームパルス信号とを入力し
何れかを選択して出力する第1のセレクタと、前記第1
のセレクタの出力する第3のクロック信号と第3のフレ
ームパルス信号とを入力し第3の伝送路監視信号を出力
する第3のカウンタと、前記第1のセレクタの出力する
第3の伝送路監視信号付きデータ信号に挿入されている
伝送路監視信号を前記第3のクロック信号と前記第3の
伝送路監視信号とにより検出し外部へ伝送路監視警報信
号とデータ信号とを出力する伝送路監視信号検出回路
と、前記第1のフレームパルス信号と前記第2のフレー
ムパルス信号とを入力し前記第1のセレクタの選択する
伝送路側とは反対の伝送路側を選択する第2のセレクタ
と、外部より入力される切替入力信号を前記第2のセレ
クタの出力信号によりラッチし切替出力信号として前記
第1のセレクタへ出力し同時にリセット信号として前記
伝送路監視信号検出回路へ出力するラッチ回路と、前記
切替出力信号を反転し前記第2のセレクタへ出力するイ
ンバータ回路とを備えている。A transmission line switching circuit according to the present invention receives a first frame pulse signal and a first clock signal from a first transmission line and outputs a first transmission line monitoring signal. A first counter and a first counter from the first transmission line.
The data signal of the first clock signal
A first transmission path supervisory signal insertion circuit for inserting the transmission path supervisory signal and outputting a data signal with a first transmission path supervisory signal;
A second counter for inputting the second frame pulse signal and the second clock signal from the second transmission line and outputting a second transmission line monitoring signal; and a second counter for the second transmission line. A second transmission path supervisory signal inserting circuit for inserting the second transmission path supervisory signal into a data signal by the second clock signal and outputting a data signal with a second transmission path supervisory signal; and the first transmission. A data signal with a channel monitoring signal, the first clock signal and the first frame pulse signal, and a second data signal with a channel monitoring signal, the second clock signal and the second frame pulse signal. A first selector for inputting, selecting one of the outputs and outputting the first selector;
Third counter for inputting the third clock signal and the third frame pulse signal output from the selector, and outputting the third transmission line monitoring signal, and the third transmission line output by the first selector. A transmission line that detects a transmission line monitoring signal inserted in a data signal with a monitoring signal by the third clock signal and the third transmission line monitoring signal, and outputs a transmission line monitoring alarm signal and a data signal to the outside. A monitoring signal detection circuit; and a second selector which receives the first frame pulse signal and the second frame pulse signal and selects a transmission path side opposite to the transmission path side selected by the first selector, A switching input signal input from the outside is latched by the output signal of the second selector, output to the first selector as a switching output signal, and at the same time detected as the transmission line monitoring signal as a reset signal. It includes a latch circuit for output to the road, and an inverter circuit for inverting the switching output signal output to the second selector.
【0006】[0006]
【実施例】次に本発明の一実施例について図を参照して
説明する。図1は本実施例の構成を示すブロック図であ
る。伝送路監視信号挿入回路1は、伝送路1からのデー
タ信号101にカウンタ3から出力される伝送路監視信
号をクロック信号102により挿入し、伝送路監視信号
付きデータ信号107をセレクタ8へ出力する。カウン
タ3は伝送路1からのクロック信号102とフレームパ
ルス信号103とを入力し、データ信号101の所定の
パルス位置に挿入する上述の伝送路監視信号を出力す
る。伝送路監視信号挿入回路2、カウンタ4は伝送路2
側のもので上述と同様の機能を有する。セレクタ8は伝
送路1側の各信号と伝送路2側の各信号とを、ラッチ回
路6の出力する切替出力信号118により何れかを選択
する。即ち通常は伝送路1側を選択し伝送路1側が障害
で切替出力信号118が反転すると伝送路2側に切替え
る。Next, an embodiment of the present invention will be described with reference to the drawings. FIG. 1 is a block diagram showing the configuration of this embodiment. The transmission line monitoring signal insertion circuit 1 inserts the transmission line monitoring signal output from the counter 3 into the data signal 101 from the transmission line 1 by the clock signal 102 and outputs the data signal 107 with the transmission line monitoring signal to the selector 8. .. The counter 3 inputs the clock signal 102 and the frame pulse signal 103 from the transmission line 1 and outputs the above-mentioned transmission line monitoring signal to be inserted into a predetermined pulse position of the data signal 101. The transmission line monitoring signal insertion circuit 2 and the counter 4 are the transmission line 2
It has the same function as above. The selector 8 selects one of the signals on the transmission line 1 side and the signals on the transmission line 2 side by the switching output signal 118 output from the latch circuit 6. That is, normally, the transmission path 1 side is selected, and when the switching output signal 118 is inverted due to the failure on the transmission path 1 side, the transmission path 1 side is switched.
【0007】伝送路監視信号検出回路9はカウンタ回路
10より出力される検出用の伝送路監視信号により、セ
レクタ8よりの伝送路監視信号付きデータ信号115に
含まれる伝送路監視信号を検出し外部へ伝送路監視警報
信号119とデータ信号120とを出力する。即ち伝送
路監視信号によりセレクタ8を含むその前後の伝送路の
監視を行ない伝送路監視信号に異常があれば伝送路監視
警報信号119を発している。 又、セレクタ5は伝送
路1のフレームパルス信号103と伝送路2のフレーム
パルス信号106とを入力し、インバータ回路7で反転
される切替出力信号118によ何れかを選択する。即ち
セレクタ8の選択とは反対の伝送路側を選択する。ラッ
チ回路6は外部にある伝送路監視装置よりの切替入力信
号109とセレクタ5の出力信号とを入力し、切替入力
信号109をセレクタ5の出力信号によりラッチし、上
述の切替出力信号118としてセレクタ8へ出力し同時
にリセット信号として伝送路監視信号検出回路9へ出力
する。The transmission line supervisory signal detection circuit 9 detects the transmission line supervisory signal contained in the data signal 115 with the transmission line supervisory signal from the selector 8 by the transmission line supervisory signal for detection output from the counter circuit 10 and externally detects it. A transmission line monitoring alarm signal 119 and a data signal 120 are output to the. That is, the transmission line monitoring signal is used to monitor the transmission lines before and after the transmission line including the selector 8 and the transmission line monitoring alarm signal 119 is issued if the transmission line monitoring signal is abnormal. Further, the selector 5 inputs the frame pulse signal 103 of the transmission line 1 and the frame pulse signal 106 of the transmission line 2 and selects either one from the switching output signal 118 inverted by the inverter circuit 7. That is, the transmission path side opposite to the one selected by the selector 8 is selected. The latch circuit 6 receives the switching input signal 109 from the external transmission line monitoring device and the output signal of the selector 5, latches the switching input signal 109 with the output signal of the selector 5, and selects the switching output signal 118 as the above-mentioned switching output signal 118. 8 to the transmission path monitoring signal detection circuit 9 as a reset signal.
【0008】次に図2により動作について説明する。図
2は本実施例の切替動作を説明するタイムチャートであ
る。まず、初期状態としてセレクタ8は伝送路1を選択
しているとする。この時セレクタ5は伝送路2のフレー
ムパルス信号106を選択している。図(a)〜(d)
は、位相の異なる伝送路1,2のフレームパルス信号と
伝送路監視信号付きデータ信号の状態ををそれぞれ示し
ている。伝送路監視信号付きデータ信号の1フレーム毎
には伝送路監視信号が挿入されている。図(e)に示し
た切替入力信号109が、伝送路1の障害により反転す
ると、図(f)に示す切替出力信号108は、ラッチ回
路6において切替入力信号109がセレタ5の出力、即
ち伝送路2のフレームパルス106によりラッチされ切
替出力信号108として出力されているので、図示の遅
れタイミングで反転する。Next, the operation will be described with reference to FIG. FIG. 2 is a time chart for explaining the switching operation of this embodiment. First, it is assumed that the selector 8 selects the transmission line 1 as an initial state. At this time, the selector 5 selects the frame pulse signal 106 of the transmission line 2. Figures (a)-(d)
Shows the states of the frame pulse signal and the data signal with the transmission path monitoring signal on the transmission paths 1 and 2 having different phases, respectively. A transmission line monitoring signal is inserted in each frame of the data signal with the transmission line monitoring signal. When the switching input signal 109 shown in FIG. 6E is inverted due to a failure of the transmission line 1, the switching output signal 108 shown in FIG. Since it is latched by the frame pulse 106 of the path 2 and is output as the switching output signal 108, it is inverted at the delay timing shown in the figure.
【0009】この切替出力信号108の反転で、セレク
タ8は伝送路2側を選択し切替わる。図(g)と(h)
はセレクタ8の出力するフレームパルス信号117と伝
送路監視信号付きデータ信号115とをそれぞれ示す。
図(h)は伝送路監視信号検出回路9において出力され
る伝送路監視警報信号119を示しているが、この検出
出力信号は、次のフレームパルスで出力し同時にリセッ
トされる。但し、セレクタ8の切替時は、切替出力信号
108がリセット信号として入力され、前フレームの検
出出力信号をリセットするので図示の点線で示したよう
に出力されない。By the inversion of the switching output signal 108, the selector 8 selects and switches the transmission line 2 side. Figures (g) and (h)
Shows the frame pulse signal 117 output from the selector 8 and the data signal 115 with the transmission line monitoring signal.
The figure (h) shows the transmission line monitoring alarm signal 119 output from the transmission line monitoring signal detection circuit 9, but this detection output signal is output at the next frame pulse and reset at the same time. However, when the selector 8 is switched, the switching output signal 108 is input as a reset signal and resets the detection output signal of the previous frame, so that it is not output as shown by the dotted line in the figure.
【0010】[0010]
【発明の効果】以上説明したように本発明は伝送路の切
替えをフレームパルスと同期して切替えるので、切替前
後におけるフレームに含まれる伝送路監視信号の検出を
確実に行なうことができる。これにより誤警報の発生を
防止するという効果がある。As described above, according to the present invention, the switching of the transmission path is switched in synchronization with the frame pulse, so that the transmission path monitoring signal included in the frame before and after the switching can be surely detected. This has the effect of preventing the occurrence of false alarms.
【図1】本実施例の構成を示すブロック図である。FIG. 1 is a block diagram showing the configuration of this embodiment.
【図2】本実施例の切替動作を説明するタイムチャート
である。FIG. 2 is a time chart explaining the switching operation of the present embodiment.
【図3】従来例の構成を示すブロック図である。FIG. 3 is a block diagram showing a configuration of a conventional example.
1,2 伝送路監視信号挿入回路 3,4,10 カウンタ 5,8 セレクタ 6 ラッチ回路 7 インバータ回路 9 伝送路監視信号検出回路 101,104,120 データ信号 102,105,116 クロック信号 103,106,117 フレームパルス信号 109 切替入力信号 119 伝送路監視警報信号 1, 2 Transmission line monitoring signal insertion circuit 3, 4, 10 Counter 5, 8 Selector 6 Latch circuit 7 Inverter circuit 9 Transmission line monitoring signal detection circuit 101, 104, 120 Data signal 102, 105, 116 Clock signal 103, 106, 117 frame pulse signal 109 switching input signal 119 transmission line monitoring alarm signal
Claims (1)
ス信号と第1のクロック信号とを入力し第1の伝送路監
視信号を出力する第1のカウンタと、前記第1の伝送路
からの第1のデータ信号に前記第1のクロック信号によ
り前記第1の伝送路監視信号を挿入し第1の伝送路監視
信号付きデータ信号を出力する第1の伝送路監視信号挿
入回路と、第2の伝送路からの第2のフレームパルス信
号と第2のクロック信号とを入力し第2の伝送路監視信
号を出力する第2のカウンタと、前記第2の伝送路から
の第2のデータ信号に前記第2のクロック信号により前
記第2の伝送路監視信号を挿入し第2の伝送路監視信号
付きデータ信号を出力する第2の伝送路監視信号挿入回
路と、前記第1の伝送路監視信号付きデータ信号、前記
第1のクロック信号および前記第1のフレームパルス信
号と前記第2の伝送路監視信号付きデータ信号、前記第
2のクロック信号および前記第2のフレームパルス信号
とを入力し何れかを選択して出力する第1のセレクタ
と、前記第1のセレクタの出力する第3のクロック信号
と第3のフレームパルス信号とを入力し第3の伝送路監
視信号を出力する第3のカウンタと、前記第1のセレク
タの出力する第3の伝送路監視信号付きデータ信号に挿
入されている伝送路監視信号を前記第3のクロック信号
と前記第3の伝送路監視信号とにより検出し外部へ伝送
路監視警報信号とデータ信号とを出力する伝送路監視信
号検出回路と、前記第1のフレームパルス信号と前記第
2のフレームパルス信号とを入力し前記第1のセレクタ
の選択する伝送路側とは反対の伝送路側を選択する第2
のセレクタと、外部より入力される切替入力信号を前記
第2のセレクタの出力信号によりラッチし切替出力信号
として前記第1のセレクタへ出力し同時にリセット信号
として前記伝送路監視信号検出回路へ出力するラッチ回
路と、前記切替出力信号を反転し前記第2のセレクタへ
出力するインバータ回路とを備えることを特徴とする伝
送路切替回路。1. A first counter for inputting a first frame pulse signal and a first clock signal from a first transmission line and outputting a first transmission line monitoring signal; and the first transmission line. A first transmission line supervisory signal inserting circuit for inserting the first transmission line supervisory signal into the first data signal from the device by the first clock signal and outputting a data signal with a first transmission line supervisory signal, A second counter for inputting the second frame pulse signal and the second clock signal from the second transmission line and outputting a second transmission line monitoring signal; and a second counter for the second transmission line. A second transmission path supervisory signal inserting circuit for inserting the second transmission path supervisory signal into a data signal by the second clock signal and outputting a data signal with a second transmission path supervisory signal; and the first transmission. Data signal with path monitoring signal, the first clock signal And a first frame pulse signal, a data signal with the second transmission path supervisory signal, the second clock signal and the second frame pulse signal, which are input and selected and output. A selector, a third counter that receives the third clock signal and the third frame pulse signal output from the first selector, and outputs a third transmission line monitoring signal, and an output from the first selector The transmission line monitoring signal inserted in the data signal with the third transmission line monitoring signal is detected by the third clock signal and the third transmission line monitoring signal, and is transmitted to the outside. And a transmission path side opposite to the transmission path side selected by the first selector, which receives the first frame pulse signal and the second frame pulse signal. The second to select
And a switching input signal input from the outside by the output signal of the second selector, output to the first selector as a switching output signal, and at the same time output to the transmission line monitoring signal detection circuit as a reset signal. A transmission line switching circuit comprising: a latch circuit; and an inverter circuit that inverts the switching output signal and outputs the inverted output signal to the second selector.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP21124391A JP2949945B2 (en) | 1991-08-23 | 1991-08-23 | Transmission line switching circuit |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP21124391A JP2949945B2 (en) | 1991-08-23 | 1991-08-23 | Transmission line switching circuit |
Publications (2)
Publication Number | Publication Date |
---|---|
JPH0556022A true JPH0556022A (en) | 1993-03-05 |
JP2949945B2 JP2949945B2 (en) | 1999-09-20 |
Family
ID=16602665
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP21124391A Expired - Lifetime JP2949945B2 (en) | 1991-08-23 | 1991-08-23 | Transmission line switching circuit |
Country Status (1)
Country | Link |
---|---|
JP (1) | JP2949945B2 (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6337248B1 (en) | 1998-08-28 | 2002-01-08 | Nec Corporation | Process for manufacturing semiconductor devices |
CN102331734A (en) * | 2010-07-07 | 2012-01-25 | Ls产电株式会社 | Communication apparatus and method in plc |
-
1991
- 1991-08-23 JP JP21124391A patent/JP2949945B2/en not_active Expired - Lifetime
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6337248B1 (en) | 1998-08-28 | 2002-01-08 | Nec Corporation | Process for manufacturing semiconductor devices |
CN102331734A (en) * | 2010-07-07 | 2012-01-25 | Ls产电株式会社 | Communication apparatus and method in plc |
US8549195B2 (en) | 2010-07-07 | 2013-10-01 | Lsis Co., Ltd. | Communication apparatus and method in PLC |
Also Published As
Publication number | Publication date |
---|---|
JP2949945B2 (en) | 1999-09-20 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US4945540A (en) | Gate circuit for bus signal lines | |
JPH0556022A (en) | Transmission line switching circuit | |
KR930007474B1 (en) | D-bus address detecting circuit in electronic exchanges | |
JP2602738B2 (en) | Output disconnection detection circuit | |
JPH05183541A (en) | Transmission line duplex system | |
KR200334102Y1 (en) | Clock monitoring circuit using shift register | |
JPH0783353B2 (en) | Clock switching circuit | |
JP2002520928A (en) | Circuit for detecting time difference between edges of first and second digital signals | |
JP2730407B2 (en) | Disconnection detection circuit | |
JPH05300049A (en) | Signal changeover circuit | |
KR100539917B1 (en) | Frame Alignment Monitoring Circuit of Transmitter | |
JPH05336083A (en) | Redundant system selecting relay monitoring circuit | |
JPH05235887A (en) | Uninterruptible clock changeover device | |
JPH07212414A (en) | Signal transmitter | |
JPH03132124A (en) | Bit phase synchronizing circuit | |
JPH05292068A (en) | Signal switching system | |
JPH0884099A (en) | Active and spare switching circuit | |
JPH1051284A (en) | Fault detection circuit for clock signal | |
JPH05300115A (en) | Synchronizing defect detecting circuit | |
JPH10107592A (en) | Latch device and latch circuit | |
JPH098783A (en) | Clock interruption detection system | |
JPH02177619A (en) | System switching system | |
JPH1195861A (en) | Clock switching device | |
JPH02310475A (en) | Detecting circuit for clock interruption | |
JPH03108013A (en) | Clock break detecting circuit |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 19990608 |