JPH0542017B2 - - Google Patents

Info

Publication number
JPH0542017B2
JPH0542017B2 JP87158807A JP15880787A JPH0542017B2 JP H0542017 B2 JPH0542017 B2 JP H0542017B2 JP 87158807 A JP87158807 A JP 87158807A JP 15880787 A JP15880787 A JP 15880787A JP H0542017 B2 JPH0542017 B2 JP H0542017B2
Authority
JP
Japan
Prior art keywords
modulo
value
input
circuit
output
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP87158807A
Other languages
English (en)
Japanese (ja)
Other versions
JPS63145546A (ja
Inventor
Teru Ishizuka
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nippon Electric Co Ltd filed Critical Nippon Electric Co Ltd
Publication of JPS63145546A publication Critical patent/JPS63145546A/ja
Publication of JPH0542017B2 publication Critical patent/JPH0542017B2/ja
Granted legal-status Critical Current

Links

JP62158807A 1986-07-03 1987-06-27 モジュロw回路 Granted JPS63145546A (ja)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP15500886 1986-07-03
JP61-155008 1986-07-03

Publications (2)

Publication Number Publication Date
JPS63145546A JPS63145546A (ja) 1988-06-17
JPH0542017B2 true JPH0542017B2 (enrdf_load_stackoverflow) 1993-06-25

Family

ID=15596672

Family Applications (1)

Application Number Title Priority Date Filing Date
JP62158807A Granted JPS63145546A (ja) 1986-07-03 1987-06-27 モジュロw回路

Country Status (1)

Country Link
JP (1) JPS63145546A (enrdf_load_stackoverflow)

Also Published As

Publication number Publication date
JPS63145546A (ja) 1988-06-17

Similar Documents

Publication Publication Date Title
KR102009047B1 (ko) 시그너처-기반 중복 비교 시스템 및 방법
Efanov et al. Conditions for detecting a logical element fault in a combination device under concurrent checking based on Berger’s code
Gaitanis The design of totally self-checking TMR fault-tolerant systems
Nashiry et al. Online testing for three fault models in reversible circuits
Vasudevan et al. A technique for modular design of self-checking carry-select adder
JPH0542017B2 (enrdf_load_stackoverflow)
JPH0563823B2 (enrdf_load_stackoverflow)
JPH0542015B2 (enrdf_load_stackoverflow)
JPH0542016B2 (enrdf_load_stackoverflow)
JPH0786840B2 (ja) モジュロw回路
US5629945A (en) Electronic arithmetic unit with multiple error detection
JPH0583933B2 (enrdf_load_stackoverflow)
JPS63145542A (ja) モジュロw回路
JP2011188115A (ja) 半導体集積回路
JP5104690B2 (ja) フォルト検出回路
JP3730877B2 (ja) エラー報告方式及びその方法
Drozd et al. Augmented Checkability of LUT-oriented Circuits in FPGA-based Components of Safety-Related Systems.
Jiang et al. A novel nmr structure with concurrent output error location capability
Kakaroudas et al. Comparative study on self-checking carry-propagate adders in terms of area, power and performance
JPS63145540A (ja) モジュロw回路
Alves Decting Errors in Reversible Circuits With Invariant Relationships
Tarnick et al. Embedded Self-testing checkers for low-cost arithmetic codes
Pagey et al. Application of byte error detecting codes to the design of self-checking circuits
KR0142297B1 (ko) 쏘네트 비3 오버헤드 바이트 검출장치
Dhawan et al. Design of self-checking iterative networks