JPH0534132Y2 - - Google Patents
Info
- Publication number
- JPH0534132Y2 JPH0534132Y2 JP11015787U JP11015787U JPH0534132Y2 JP H0534132 Y2 JPH0534132 Y2 JP H0534132Y2 JP 11015787 U JP11015787 U JP 11015787U JP 11015787 U JP11015787 U JP 11015787U JP H0534132 Y2 JPH0534132 Y2 JP H0534132Y2
- Authority
- JP
- Japan
- Prior art keywords
- counterbore
- substrates
- insulating
- metal substrates
- case material
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
- 239000000758 substrate Substances 0.000 claims description 46
- 229910052751 metal Inorganic materials 0.000 claims description 25
- 239000002184 metal Substances 0.000 claims description 25
- 239000000463 material Substances 0.000 claims description 21
- 238000005452 bending Methods 0.000 claims description 2
- 230000000694 effects Effects 0.000 description 3
- 239000011347 resin Substances 0.000 description 3
- 229920005989 resin Polymers 0.000 description 3
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 description 2
- 229910052782 aluminium Inorganic materials 0.000 description 2
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 2
- 239000003990 capacitor Substances 0.000 description 2
- 239000011889 copper foil Substances 0.000 description 2
- 238000005192 partition Methods 0.000 description 2
- 229920001721 polyimide Polymers 0.000 description 2
- 239000009719 polyimide resin Substances 0.000 description 2
- 239000000853 adhesive Substances 0.000 description 1
- 230000001070 adhesive effect Effects 0.000 description 1
- 230000002411 adverse Effects 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 239000003822 epoxy resin Substances 0.000 description 1
- 230000037431 insertion Effects 0.000 description 1
- 238000003780 insertion Methods 0.000 description 1
- 238000009413 insulation Methods 0.000 description 1
- 230000007257 malfunction Effects 0.000 description 1
- 239000007769 metal material Substances 0.000 description 1
- 230000003647 oxidation Effects 0.000 description 1
- 238000007254 oxidation reaction Methods 0.000 description 1
- TWNQGVIAIRXVLR-UHFFFAOYSA-N oxo(oxoalumanyloxy)alumane Chemical compound O=[Al]O[Al]=O TWNQGVIAIRXVLR-UHFFFAOYSA-N 0.000 description 1
- 238000004806 packaging method and process Methods 0.000 description 1
- 229920000647 polyepoxide Polymers 0.000 description 1
Landscapes
- Casings For Electric Apparatus (AREA)
- Insulated Metal Substrates For Printed Circuits (AREA)
- Shielding Devices Or Components To Electric Or Magnetic Fields (AREA)
- Combinations Of Printed Boards (AREA)
Description
【考案の詳細な説明】
(イ) 産業上の利用分野
本考案は混成集積回路に関し、特に電磁シール
ドを目的とした混成集積回路のアース構造の改良
に関する。[Detailed description of the invention] (a) Field of industrial application The present invention relates to a hybrid integrated circuit, and in particular to an improvement in the grounding structure of a hybrid integrated circuit for the purpose of electromagnetic shielding.
(ロ) 従来の技術
従来、電子シールドを目的とした混成集積回路
は第3図(実願昭62−23014参照)に示す如く、
二枚の金属基板21,22を絶縁フイルム23で
離間連結させ、金属基板21,22上に固着され
た回路素子20を対向する様に金属材料で構成さ
れたケース材24にフイルム23を折曲げ配置さ
せ、あらかじめ金属基板21,22の4隅に設け
られた孔27とケース材24に形成された孔2
7′とを一致させビス28でケース材24と基板
21,22とが係止される。ビス28は基板2
1,22とケース材24とを係止するだけではな
く基板21,22とケース材24とを同電位にす
る役割も兼ねている。更にケース材には折曲げ部
のフイルム23を保護するために金属の蓋体26
がケース材24にビス28でビス止めされ一体化
される。(b) Conventional technology Conventionally, a hybrid integrated circuit for the purpose of electronic shielding is shown in Figure 3 (see Utility Model Application No. 62-23014).
Two metal substrates 21 and 22 are separated and connected with an insulating film 23, and the film 23 is bent onto a case material 24 made of a metal material so as to face the circuit element 20 fixed on the metal substrates 21 and 22. holes 27 provided in advance at the four corners of the metal substrates 21 and 22 and holes 2 formed in the case material 24.
7', and the case material 24 and the substrates 21, 22 are locked with the screws 28. The screw 28 is the board 2
It not only locks the substrates 21, 22 and the case material 24, but also serves to bring the substrates 21, 22 and the case material 24 to the same potential. Furthermore, a metal lid body 26 is provided on the case material to protect the film 23 at the bent portion.
is fixed to the case material 24 with screws 28 and integrated.
この様に全体を金属で覆うことで外部からの電
磁波を完全に遮蔽することができ、電磁波による
誤動作等の悪影響を防止することができる。 By covering the entire device with metal in this manner, electromagnetic waves from the outside can be completely shielded, and adverse effects such as malfunction due to electromagnetic waves can be prevented.
(ハ) 考案が解決しようとする問題点
しかしながら、従来の混成集積回路では金属ケ
ースと絶縁性金属基板とを同電位とするためにビ
スによつて行つていた為、基板にビス孔を設けな
ければならず基板実装面積が小さくなる問題点が
あつた。また、ビス止めでは作業性が著しく低下
する問題点がある。(c) Problems that the invention aims to solve However, in conventional hybrid integrated circuits, screws were used to bring the metal case and the insulating metal substrate to the same potential, so screw holes were provided in the substrate. Therefore, there was a problem that the board mounting area became smaller. Further, there is a problem in that the workability is significantly reduced when screwing is used.
(ニ) 問題点を解決するための手段
本考案は上述した問題点に鑑みて為されたもの
であり、第1図及び第2図に示す如く、二枚の絶
縁性金属基板1,2の一側辺終端部に設けられた
第1のザグリ部3と、第1のザグリ部3が設けら
れた二枚の絶縁性金属基板1,2の反対面に形成
された導電路8と、導電路8上に固着された回路
素子11と、二枚の絶縁性金属基板1,2上に形
成された導電路8,8を接続すると共に二枚の基
板1,2を離間連結する接続体4と、回路素子1
1を対向させ接続体4を折曲げ二枚の基板1,2
を離間配置する枠部14に第1のザグリ部3に対
応する第2のザグリ部6が設けられたケース材5
と、第1のザグリ部3と第2のザグリ部6とを接
続して短絡させるボンデイングワイヤ7とを備え
て解決する。(d) Means for solving the problems The present invention was made in view of the problems mentioned above, and as shown in Figs. 1 and 2, two insulating metal substrates 1 and 2 are used. A first counterbore 3 provided at the end of one side, a conductive path 8 formed on the opposite surface of the two insulating metal substrates 1 and 2 provided with the first counterbore 3, A connecting body 4 that connects the circuit element 11 fixed on the path 8 and the conductive paths 8, 8 formed on the two insulating metal substrates 1, 2, and connects the two substrates 1, 2 apart. and circuit element 1
1 and 2 by bending the connecting body 4 so that they face each other.
A case material 5 in which a second counterbore part 6 corresponding to the first counterbore part 3 is provided on a frame part 14 which is spaced apart from the other parts.
This is solved by providing a bonding wire 7 that connects and short-circuits the first counterbore part 3 and the second counterbore part 6.
(ホ) 作用
この様に本考案に依れば、二枚の絶縁性金属基
板の一側辺終端部に第1のザグリ部を設け第1の
ザグリ部に対応する第2のザグリ部をケース材の
枠部に設け、夫々のザグリ部をボンデイングワイ
ヤで接続して短絡させることにより、従来の如
き、基板に孔を設けることがないため基板の実装
面積が向上される。(E) Effect As described above, according to the present invention, the first counterbore portion is provided at the end of one side of the two insulating metal substrates, and the second counterbore portion corresponding to the first counterbore portion is attached to the case. By providing the holes in the frame of the material and connecting the respective counterbore portions with bonding wires for short-circuiting, the mounting area of the substrate can be improved since there is no need to provide holes in the substrate as in the conventional case.
(ヘ) 実施例
以下に第1図及び第2図に示した実施例に基づ
いて本考案を詳細に説明する。(f) Examples The present invention will be described in detail below based on the examples shown in FIGS. 1 and 2.
本考案の混成集積回路は第1図に示す如く、二
枚の絶縁性金属基板1,2と、二枚の絶縁性金属
基板1,2の終端部に設けられた第1のザグリ部
3と、二枚の絶縁性金属基板1,2を接続して連
結する接続体4と、二枚の基板1,2を離間配置
するケース材5と、ケース材5に設けられた第2
のザグリ部6と、第1のザグリ部3と第2のザグ
リ部6とを接続するワイヤ7とから構成される。 As shown in FIG. 1, the hybrid integrated circuit of the present invention includes two insulating metal substrates 1 and 2, and a first counterbore 3 provided at the end of the two insulating metal substrates 1 and 2. , a connecting body 4 that connects and connects two insulating metal substrates 1 and 2, a case material 5 that arranges the two substrates 1 and 2 apart, and a second
, and a wire 7 connecting the first counterbore part 3 and the second counterbore part 6.
二枚の絶縁性金属基板1,2はアルミニウム基
板が用いられ、絶縁性とするために、その表面は
陽極酸化により酸化アルミニウム膜が形成され
る。更に絶縁性を向上させるために二枚の絶縁性
金属基板1,2の一主面にはエポキシ樹脂、ポリ
イミド樹脂等の絶縁樹脂19が貼着される。絶縁
樹脂にはあらかじめ銅箔が一体化されており、銅
箔を所望の形状にエツチングして所望のパターン
形状の導電路8が形成される。 Aluminum substrates are used as the two insulating metal substrates 1 and 2, and an aluminum oxide film is formed on their surfaces by anodic oxidation to make them insulating. Further, in order to improve insulation, an insulating resin 19 such as epoxy resin or polyimide resin is adhered to one main surface of the two insulating metal substrates 1 and 2. A copper foil is integrated with the insulating resin in advance, and the copper foil is etched into a desired shape to form a conductive path 8 in a desired pattern shape.
導電路8が形成される夫々の基板1,2の対向
する側辺終周部には接続体4及び外部リード9が
固着接続される複数の導電パツド10が形成され
る。導電路8が形成された二枚の基板1,2の反
対面、即ち、基板露出面側に第1のザグリ部3が
形成される。第1のザグリ部3は導電パツド10
が設けられない基板1,2の一側辺の終端に設け
られる。第1のザグリ部3の大きさはワイヤでボ
ンデイングが可能な大きさであればその形状は任
意であり、ここでは半円は形成される。 A plurality of conductive pads 10 to which the connecting bodies 4 and external leads 9 are firmly connected are formed at the end peripheries of opposing sides of each of the substrates 1 and 2 on which the conductive paths 8 are formed. A first counterbore portion 3 is formed on the opposite surface of the two substrates 1 and 2 on which the conductive path 8 is formed, that is, on the exposed surface side of the substrate. The first counterbore portion 3 is a conductive pad 10
It is provided at the end of one side of the substrates 1 and 2 where no other side is provided. The size of the first counterbore portion 3 can be any shape as long as it can be bonded with a wire, and here a semicircle is formed.
夫々の基板1,2の導電路8上にはチツプ抵
抗、チツプコンデンサ、コンデンサ、IC、トラ
ンジスタ等の回路素子11が固着実装される。 Circuit elements 11 such as chip resistors, chip capacitors, capacitors, ICs, transistors, etc. are fixedly mounted on the conductive paths 8 of the respective substrates 1 and 2.
接続体4は二枚の基板1,2の夫々一方の導電
バツド10に固着接続され、二枚の基板1,2上
に形成された回路を接続すると共に基板1,2を
離間連結する。接続体4はフレキシブルであるポ
リイミド樹脂等の絶縁フイルム12上に導電パタ
ーンが形成されており、絶縁フイルム12の両終
端から導電パターンである導線13が導出されそ
の先端部が夫々の導電パツド10上に半田接続さ
れる。 The connecting bodies 4 are firmly connected to the conductive pads 10 on each of the two substrates 1 and 2, and connect the circuits formed on the two substrates 1 and 2, and also separate and connect the substrates 1 and 2. The connecting body 4 has a conductive pattern formed on a flexible insulating film 12 made of polyimide resin, etc. Conductive wires 13, which are conductive patterns, are led out from both ends of the insulating film 12, and their tips are placed on each conductive pad 10. is soldered to.
ケース材5は金属のアルミニウムで形成され、
基板1,2を離間固着する枠部14と、基板1,
2を分離する仕切板15と、蓋体16とから構成
される。 The case material 5 is made of metal aluminum,
A frame portion 14 that fixes the substrates 1 and 2 apart, and
2 and a lid 16.
枠部14は二枚の基板1,2上に固着された回
路素子11を対向させ基板1,2を離間固着する
ために枠状に形成され、枠部14の側辺には基板
1,2に設けられた第1のザグリ部3と対応する
位置に第2のザグリ部6が形成される。第2のザ
グリ部6は第1のザグリ部3と同様にボンデイン
グができる形状であればその形状は任意であり、
例えば半円あるいは凹部等を形成することも考え
られる。 The frame portion 14 is formed into a frame shape in order to face the circuit elements 11 fixed on the two substrates 1 and 2 and fix the substrates 1 and 2 apart from each other. A second counterbore portion 6 is formed at a position corresponding to the first counterbore portion 3 provided in . The second counterbore portion 6 may have any shape as long as it can be bonded like the first counterbore portion 3,
For example, it is also possible to form a semicircle or a concave portion.
更に枠部14の下方両端には枠部14から延在
した脚部15が設けられる。その脚部15の両端
には取付け基板等のプリント基板にあらかじめ設
けられた挿入孔に挿入するストツパ16が設けら
れている。枠部14の上面の夫々の隅には蓋体1
6と嵌合させるための突出部17が枠部14と一
体化して設けられる。仕切板15は枠部14の内
側の略中央部に設けられる。即ち、仕切板15は
ケース材5と二枚の金属基板1,2とで形成され
る空間部を二分する様に基板1,2と平行して設
けられる。 Further, leg portions 15 extending from the frame portion 14 are provided at both lower ends of the frame portion 14. Stoppers 16 are provided at both ends of the leg portions 15 to be inserted into insertion holes previously provided in a printed circuit board such as a mounting board. A lid body 1 is provided at each corner of the upper surface of the frame portion 14.
A protrusion 17 for fitting with the frame 14 is provided integrally with the frame 14. The partition plate 15 is provided approximately at the center inside the frame portion 14 . That is, the partition plate 15 is provided parallel to the substrates 1 and 2 so as to divide the space formed by the case material 5 and the two metal substrates 1 and 2 into two.
蓋体16は枠部14の上面に配置される折曲げ
部分の接続体4を収納するために枠部14の上面
に当接する面は周囲を残して第2図の如く、凹形
に形成される。また蓋体16の両端部には枠部1
4の突出部17間に嵌合する凸部18が形成され
る。 The lid body 16 is formed into a concave shape except for the periphery, as shown in FIG. Ru. In addition, the frame portions 1 are provided at both ends of the lid body 16.
A convex portion 18 that fits between the protrusions 17 of No. 4 is formed.
接続体4で離間連結された二枚の基板1,2は
ケース材5の枠部14の上面で接続体4を折曲げ
配置し二枚の基板1,2で脚部14を挾み込みケ
ース材5と基板1,2とを一体化する。このと
き、ケース材5の枠部14上には枠状の接着シー
トが配置されているので強力に固着接着される。 The two boards 1 and 2 are separated and connected by the connecting body 4, and the connecting body 4 is bent and arranged on the upper surface of the frame part 14 of the case material 5, and the legs 14 are sandwiched between the two boards 1 and 2 to complete the case. The material 5 and the substrates 1 and 2 are integrated. At this time, since a frame-shaped adhesive sheet is placed on the frame portion 14 of the case material 5, it is strongly adhered.
ケース材5と基板1,2とを一体化すると、第
1及び第2のザグリ部3,6が第3図に示す様に
対応配置される。その第1及び第2のザグリ部
3,6は通常用いられるボンデイング装置により
ボンデイング接続されワイヤ7で接続される。こ
のワイヤ7によつて基板1,2とケース材5とが
同電位となされ電磁遮蔽を行うものである。この
ときワイヤ7は第1及び第2のザグリ部3,6内
に配置されているため切断する恐れはないが、第
1及び第2のザグリ部3,6内に樹脂を入れても
よい。 When the case material 5 and the substrates 1 and 2 are integrated, the first and second counterbore portions 3 and 6 are arranged correspondingly as shown in FIG. The first and second counterbore portions 3 and 6 are bonded and connected by a wire 7 using a commonly used bonding device. The wires 7 bring the substrates 1, 2 and the case material 5 to the same potential, thereby providing electromagnetic shielding. At this time, since the wire 7 is placed in the first and second counterbore portions 3 and 6, there is no risk of it being cut, but resin may be placed in the first and second counterbore portions 3 and 6.
(ト) 考案の効果
以上に詳述した如く、本考案に依れば、基板の
終端辺に第1のザグリ部を設け、第1のザグリ部
と対応する第2のザグリ部をケース材に設けて第
1及び第2のザグリ部をワイヤで接続することに
より、従来の様に基板に孔を設けず基板とケース
材とを同電位にすることができるので、従来より
基板の実装面積面が大きくなり実装密度が向上す
る。(g) Effects of the invention As detailed above, according to the invention, a first counterbore part is provided on the terminal side of the board, and a second counterbore part corresponding to the first counterbore part is provided in the case material. By connecting the first and second counterbore parts with a wire, the board and case material can be made to have the same potential without creating a hole in the board as in the conventional case. increases, and packaging density improves.
第1図は本考案の実施例を示す斜視組立て分解
図、第2図は第1図のマル印内の要部拡大図、第
3図は従来例を示す斜視組立て分解図である。
1,2は絶縁性金属基板、3,6は第1及び第
2のザグリ部、4は接続体、5はケース材、7は
ワイヤ。
FIG. 1 is an exploded perspective view showing an embodiment of the present invention, FIG. 2 is an enlarged view of the main parts circled in FIG. 1, and FIG. 3 is an exploded perspective view of a conventional example. 1 and 2 are insulating metal substrates, 3 and 6 are first and second counterbore portions, 4 is a connecting body, 5 is a case material, and 7 is a wire.
Claims (1)
属基板の一側辺終端部に設けられた第1のザグリ
部と、前記第1のザグリ部が設けられた前記二枚
の絶縁性金属基板の反対面に形成された導電路
と、前記導電路上に固着された回路素子と、前記
二枚の絶縁性金属基板上に形成された前記導電路
を接続すると共に前記二枚の絶縁性金属基板を離
間連結する接続体と、前記回路素子を対向させ前
記接続体を折曲げ前記二枚の絶縁性金属基板を離
間配置する枠部に前記第1のザグリ部に対応する
第2のザグリ部が設けられたケース材と、前記第
1のザグリ部と前記第2のザグリ部とを接続して
短絡させるボンデイングワイヤとを備えたことを
特徴とする混成集積回路。 two insulating metal substrates; a first counterbore portion provided at the end of one side of the two insulating metal substrates; and the two insulating substrates provided with the first counterbore portion. A conductive path formed on the opposite surface of the metal substrate, a circuit element fixed on the conductive path, and the conductive path formed on the two insulating metal substrates are connected, and the insulating properties of the two sheets are a connecting body for connecting the metal substrates at a distance; and a second counterbore corresponding to the first counterbore portion in a frame portion for making the circuit elements face each other, bending the connecting body, and arranging the two insulating metal substrates apart from each other. What is claimed is: 1. A hybrid integrated circuit comprising: a case material provided with a section; and a bonding wire that connects and short-circuits the first counterbore section and the second counterbore section.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP11015787U JPH0534132Y2 (en) | 1987-07-17 | 1987-07-17 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP11015787U JPH0534132Y2 (en) | 1987-07-17 | 1987-07-17 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS6413797U JPS6413797U (en) | 1989-01-24 |
JPH0534132Y2 true JPH0534132Y2 (en) | 1993-08-30 |
Family
ID=31347056
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP11015787U Expired - Lifetime JPH0534132Y2 (en) | 1987-07-17 | 1987-07-17 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPH0534132Y2 (en) |
-
1987
- 1987-07-17 JP JP11015787U patent/JPH0534132Y2/ja not_active Expired - Lifetime
Also Published As
Publication number | Publication date |
---|---|
JPS6413797U (en) | 1989-01-24 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
TW212261B (en) | Electronic circuit device and manufacturing method | |
JPH023575Y2 (en) | ||
JPH0534132Y2 (en) | ||
JPH04273200A (en) | Shield device | |
JPH0534133Y2 (en) | ||
JPH0451064B2 (en) | ||
JP2821315B2 (en) | Single inline module | |
JPH0378793B2 (en) | ||
JPH0528800Y2 (en) | ||
JP2680619B2 (en) | Hybrid integrated circuit | |
JPH079969B2 (en) | High power hybrid integrated circuit device | |
JPH0442937Y2 (en) | ||
JPH056715Y2 (en) | ||
JPS6242548Y2 (en) | ||
JP2544272Y2 (en) | Hybrid integrated circuit | |
JPS638145Y2 (en) | ||
JPH0739244Y2 (en) | Hybrid integrated circuit device | |
JPH0430459A (en) | High output power hybrid integrated circuit device | |
JPH0430565A (en) | High power output hybrid integrated circuit device | |
JPH0731563Y2 (en) | Case material for hybrid integrated circuits | |
JPH0430564A (en) | High power hybrid integrated circuit device | |
JPH0430458A (en) | High output power hybrid integrated circuit device | |
JPS5926613Y2 (en) | Electronic component mounting structure | |
JPH02110990A (en) | Hybrid integrated circuit | |
JPH01184984A (en) | Electronic circuit device |