JPS6242548Y2 - - Google Patents
Info
- Publication number
- JPS6242548Y2 JPS6242548Y2 JP1981008549U JP854981U JPS6242548Y2 JP S6242548 Y2 JPS6242548 Y2 JP S6242548Y2 JP 1981008549 U JP1981008549 U JP 1981008549U JP 854981 U JP854981 U JP 854981U JP S6242548 Y2 JPS6242548 Y2 JP S6242548Y2
- Authority
- JP
- Japan
- Prior art keywords
- substrate
- center
- board
- substrates
- predetermined
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
- 239000000758 substrate Substances 0.000 claims description 27
- 239000004020 conductor Substances 0.000 claims description 9
- 238000005452 bending Methods 0.000 claims description 3
- 230000009977 dual effect Effects 0.000 claims description 2
- 239000000853 adhesive Substances 0.000 description 7
- 230000001070 adhesive effect Effects 0.000 description 7
- 238000000034 method Methods 0.000 description 4
- 230000000694 effects Effects 0.000 description 3
- 239000003822 epoxy resin Substances 0.000 description 3
- 229920000647 polyepoxide Polymers 0.000 description 3
- 239000003990 capacitor Substances 0.000 description 2
- 238000004519 manufacturing process Methods 0.000 description 2
- 238000004806 packaging method and process Methods 0.000 description 2
- 239000011295 pitch Substances 0.000 description 2
- 238000005476 soldering Methods 0.000 description 2
- KXGFMDJXCMQABM-UHFFFAOYSA-N 2-methoxy-6-methylphenol Chemical compound [CH]OC1=CC=CC([CH])=C1O KXGFMDJXCMQABM-UHFFFAOYSA-N 0.000 description 1
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 description 1
- ISWSIDIOOBJBQZ-UHFFFAOYSA-N Phenol Chemical compound OC1=CC=CC=C1 ISWSIDIOOBJBQZ-UHFFFAOYSA-N 0.000 description 1
- 239000002390 adhesive tape Substances 0.000 description 1
- PNEYBMLMFCGWSK-UHFFFAOYSA-N aluminium oxide Inorganic materials [O-2].[O-2].[O-2].[Al+3].[Al+3] PNEYBMLMFCGWSK-UHFFFAOYSA-N 0.000 description 1
- 239000011889 copper foil Substances 0.000 description 1
- 238000005530 etching Methods 0.000 description 1
- 239000012212 insulator Substances 0.000 description 1
- 239000007788 liquid Substances 0.000 description 1
- 239000000463 material Substances 0.000 description 1
- 239000002184 metal Substances 0.000 description 1
- 229910052751 metal Inorganic materials 0.000 description 1
- 229920001568 phenolic resin Polymers 0.000 description 1
- 239000005011 phenolic resin Substances 0.000 description 1
- 239000004033 plastic Substances 0.000 description 1
- 229920005989 resin Polymers 0.000 description 1
- 239000011347 resin Substances 0.000 description 1
- 229910000679 solder Inorganic materials 0.000 description 1
Landscapes
- Multi-Conductor Connections (AREA)
- Structure Of Printed Boards (AREA)
- Lead Frames For Integrated Circuits (AREA)
Description
【考案の詳細な説明】
本考案は電気回路用素子を高密度で実装するこ
とのできる回路用基板に関するものである。[Detailed Description of the Invention] The present invention relates to a circuit board on which electrical circuit elements can be mounted at high density.
従来、絶縁物基板に所定のパターンの導体を装
着してなる回路用基板たとえばアルミナ基板に
Agペーストを所定パターンに塗布、焼付してな
るもの、あるいは銅箔を所定パターンにエツチン
グしてなるフエノール、エポキシ樹脂等のプリン
ト基板において、電気回路用素子(たとえば抵
抗、コンデンサ、トランジスタ等のチツプ部品)
は基板の片面にのみ実装されるのが一般的であ
る。 Conventionally, circuit boards, such as alumina boards, are made by mounting conductors in a predetermined pattern on an insulating board.
Printed circuit boards made of phenol, epoxy resin, etc., made by applying Ag paste in a predetermined pattern and baking them, or etching copper foil into a predetermined pattern, are used for electrical circuit elements (chip parts such as resistors, capacitors, transistors, etc.). )
is generally mounted only on one side of the board.
実装密度を向上させるために、両面配線基板の
両面にチツプ部品を塔載し、半田付する方法も用
いられるが、この場合においては片面毎に半田付
を実施しなければならないし、両面同時に半田付
する場合においては、基板のどちらか一方の主平
面に塔載したチツプ部品を必ず接着剤等で固定し
ておく必要が有り、このため、作業内容が煩雑で
生産能率が悪く、材料コストも高くつく等の問題
を有していた。 In order to improve packaging density, a method is used in which chip components are mounted and soldered on both sides of a double-sided wiring board, but in this case, soldering must be performed on each side, and both sides must be soldered at the same time. When attaching chips, it is necessary to fix the chip parts mounted on one of the main planes of the board with adhesive, etc., which makes the work complicated, reduces production efficiency, and reduces material costs. It had problems such as being expensive.
本考案は上記問題を解決した回路用基板を提供
するもので、以下、実施例として示した図面と共
に説明する。 The present invention provides a circuit board that solves the above problems, and will be described below with reference to drawings shown as embodiments.
第1図に示す基板100は本考案の回路用基板
を構成する部材の一例で、これはフレキシブルな
絶縁物からなるフイルム状または薄板状の基板1
の一方の主平面(表面)に導体2を所定のパター
ンに配設すると共に、その導体2を配した面へ二
点鎖線の相像線で示すごとく、回路用素子4(た
とえば抵抗、コンデンサ、トランジスタ等のチツ
プ部品)を半田付あるいはAgペーストなどの導
電性接着部材で接着固定して塔載して成る。 A substrate 100 shown in FIG. 1 is an example of a member constituting the circuit board of the present invention, and this is a film-like or thin-plate-like substrate 1 made of a flexible insulator.
A conductor 2 is arranged in a predetermined pattern on one main plane (surface) of the circuit element 4 (for example, a resistor, a capacitor, a transistor, (such as chip parts) are mounted on a tower by soldering or adhesively fixing them with a conductive adhesive such as Ag paste.
上記基板1の他方の主平面(裏面)には後述の
クリツプ形リードフレーム5の装着を容易にする
ための台板3R,3Lを、中央部に所定間隔Gを
有する状態に接着している。上記台板3R,3L
はある程度、剛性を有するフエノール樹脂基板
や、その他のプラスチツク板、あるいはAl等の
金属薄板を所定に積層し接着したものを使用し得
る。 Base plates 3R and 3L are bonded to the other main plane (back surface) of the substrate 1 at a predetermined interval G in the center to facilitate mounting of a clip-type lead frame 5, which will be described later. Above base plate 3R, 3L
It is possible to use a phenolic resin substrate having some degree of rigidity, other plastic plates, or thin metal plates such as Al or the like laminated in a predetermined manner and bonded together.
第2図は第1図の基板100をS−S線で切断
した場合の断面図で、第1図の基板100の両端
部分に、それぞれ先端部がコ字形状となつたクリ
ツプ形リードフレーム5を、台板3R,3Lおよ
び基板1を挾持するごとく装着している。 FIG. 2 is a cross-sectional view of the board 100 shown in FIG. 1 taken along the line S-S. Clip-shaped lead frames 5 each having a U-shaped tip are attached to both ends of the board 100 shown in FIG. are mounted so as to sandwich the base plates 3R, 3L and the substrate 1.
本考案の実施例では導体2の配設数と同数のリ
ードフレームを、配設ピツチPで、かつ、導体2
の位置と対応してそれぞれ4箇所の計8本のリー
ドフレーム5を装着している。 In the embodiment of the present invention, the same number of lead frames as the number of conductors 2 are arranged at the arrangement pitch P, and the number of conductors 2 is
A total of eight lead frames 5 are mounted at four locations corresponding to the positions of.
その後、導体2とリードフレーム5とを半田あ
るいはAgペースト等の導電性接着剤で電気的導
通状態に接続する。 Thereafter, the conductor 2 and the lead frame 5 are electrically connected to each other using solder or a conductive adhesive such as Ag paste.
なお、リードフレーム6を装着する基板100
の両端部分の所定位置には所定ピツチ(P)毎に
幅Wの切欠き7を所定の切込み深さで複数箇所配
設している。 Note that the board 100 on which the lead frame 6 is mounted
A plurality of notches 7 having a width W are provided at predetermined pitches (P) at predetermined positions on both end portions of the cutout 7 at predetermined cutting depths.
第1図に示す実施例では、装着するリードフレ
ーム5と同数の切欠き7を、基板100の両端部
分に4箇所づつ千鳥形に導体2と近接して配設し
た。詳しくは基板100の両端部分に装着するリ
ードフレーム5の折曲げ部分5Aの位置と対応
し、かつ、リードフレーム装着側とは反対側の基
板端部に設けている。切欠き7を設ける理由は下
記の通りである。すなわち、リードフレーム5の
折曲げ部分5Aは第2図にも示すごとく、基板1
00の裏面側に位置する。したがつて、後述のご
とく基板100を、その裏面が対向するごとく中
央部もしくは、ほぼ中央部で折曲げ、基板裏面を
相互に接着して一体化しようとした場合、基板端
部に装着したリードフレームの折曲げ部分5Aは
基板の裏面に位置するので、折曲げた基板の裏面
を密着状態に重ね合せることができず、基板接着
工程等で不都合を生じる。さらには重ね合せた厚
み寸法t(第3図参照)を小さく構成することが
できない。このことは、回路用基板の小形化、薄
形化を満足できないうえ、基板100の折曲げ装
着に工数を要し、製造装置も複雑となる。 In the embodiment shown in FIG. 1, the same number of notches 7 as the number of lead frames 5 to be mounted are arranged in four locations at each end of the substrate 100 in a staggered manner close to the conductor 2. Specifically, it is provided at the end of the board on the opposite side to the lead frame mounting side, corresponding to the position of the bent portion 5A of the lead frame 5 mounted on both ends of the board 100. The reason for providing the notch 7 is as follows. That is, the bent portion 5A of the lead frame 5 is connected to the substrate 1 as shown in FIG.
Located on the back side of 00. Therefore, as will be described later, if the substrate 100 is bent at the center or approximately at the center so that the back surfaces thereof face each other, and the back surfaces of the substrates are bonded together to integrate them, the leads attached to the ends of the substrate Since the bent portion 5A of the frame is located on the back surface of the substrate, the back surfaces of the bent substrates cannot be closely stacked on top of each other, which causes inconvenience in the substrate bonding process and the like. Furthermore, the overlapping thickness dimension t (see FIG. 3) cannot be configured to be small. This does not satisfy the requirements for making the circuit board smaller and thinner, and requires a lot of man-hours to bend and attach the board 100, making the manufacturing equipment complicated.
次に、上述のごとく構成した基板100を第3
図に示す形状に構成する手順について説明する。
第2図に示すごとく、リードフレーム5を付属し
た基板100を、フレキシブルな基板1の中央部
分で矢印A,A′方向に折曲げ、第3図に示すご
とく回路用素子4を有しない面すなわち台板3
R,3Lが相互に密着する状態に折り重ねる。 Next, the substrate 100 configured as described above is placed in a third
The procedure for constructing the shape shown in the figure will be explained.
As shown in FIG. 2, the board 100 with the lead frame 5 attached is bent in the directions of arrows A and A' at the center of the flexible board 1, and as shown in FIG. Base plate 3
Fold R and 3L so that they are in close contact with each other.
なお、図示していないが、上記台板3R,3L
のいずれかの主面には予め接着部材が所定に塗布
されており、基板100を第3図のごとく折重ね
たのち、接着部材を所定に硬化させることによ
り、折曲げた基板100に一体的に接着、固定さ
れる。 Although not shown, the base plates 3R, 3L
An adhesive member is applied in advance to one of the main surfaces of the substrate 100 in a predetermined manner, and after the substrate 100 is folded as shown in FIG. It is glued and fixed.
この様に1枚の基板100を中央部もしくは、
ほぼ中央部で折曲げて接着することにより、基板
の両面に回路用素子を装着した場合と同様の効果
を得ることができる。 In this way, one board 100 is placed in the center or
By bending and adhering at approximately the center, it is possible to obtain the same effect as when circuit elements are mounted on both sides of the board.
なお、台板3R,3L相互を接着する接着部材
としてはエポキシ樹脂系の液状部材あるいは瞬間
接着剤あるいは両面粘着テープあるいはプリプレ
ーグ樹脂など任意の部材を用いてよい。さらには
基板100を折曲げ積層した後に接着部材を塗布
するようにしてもよい。 Note that as the adhesive member for bonding the base plates 3R and 3L together, any member such as an epoxy resin-based liquid member, instant adhesive, double-sided adhesive tape, or prepreg resin may be used. Furthermore, the adhesive member may be applied after the substrates 100 are bent and laminated.
基板100を第3図に示すごとく折曲げ接着し
た状態においては、基板100の端部に装着した
リードフレーム5は対向状態(いわゆるデユアル
インライン形)に配置されることになる。 When the substrate 100 is bent and bonded as shown in FIG. 3, the lead frames 5 attached to the ends of the substrate 100 are placed facing each other (so-called dual in-line type).
その後、必要に応じて基板100と回路用素子
4とをエポキシ樹脂等で所定膜厚に外装皮覆する
ことにより、目的とする電気回路用基板が完成す
る。 Thereafter, if necessary, the substrate 100 and the circuit element 4 are coated with an epoxy resin or the like to a predetermined thickness, thereby completing the intended electric circuit board.
上述のごとく本考案は、片面に導体や回路素子
を装着してなるフレキシブル(可撓性)な基板
を、裏面同志が対向するごとく折曲げることによ
り、両面配線基板の両面に回路素子を装着した場
合と同様の効果を得ることが可能となるし、実装
密度の向上、生産性の向上等の効果も得ることが
できるものである。 As mentioned above, the present invention allows circuit elements to be mounted on both sides of a double-sided wiring board by bending a flexible board with conductors and circuit elements mounted on one side so that the back faces face each other. It is possible to obtain the same effects as in the case of the present invention, and it is also possible to obtain effects such as improvement in packaging density and productivity.
なお、前記本考案の実施例で用いたクリツプ形
リードフレームのクリツプ形状、リード形状は任
意のものを用いてよいことは言うまでもなく、ま
た、クリツプ形リードフレームの装着手順につい
ても何ら限定されるものではない。 It goes without saying that the clip shape and lead shape of the clip-type lead frame used in the embodiments of the present invention may be of any arbitrary shape, and there are no limitations on the mounting procedure of the clip-type lead frame. isn't it.
さらには基板の端部に形成する切欠きの形状や
位置についても任意で、切欠きに代え台板に凹部
を設けることによりリードフレームの折曲げ部分
5Aと当接しないように構成してもよい。また、
フレキシブルな基板の裏面に予め台板を接着して
おくことの有無についても任意である。 Furthermore, the shape and position of the notch formed at the end of the board may be arbitrary, and instead of the notch, a recess may be provided in the base plate so that it does not come into contact with the bent portion 5A of the lead frame. . Also,
It is also optional whether or not to adhere a base plate to the back surface of the flexible substrate in advance.
第1図は本考案で使用するフレキシブルな回路
用基板の一例の斜視図、第2図は第1図をS−S
線で切断した断面図、第3図は本考案の回路用基
板の実施例を示す側面図である。
1……フレキシブルな基板、2……導体、3
R,3L……台板、4……回路用素子、5……リ
ードフレーム、5A……折曲げ部、7……切欠
き、100……回路用基板。
Figure 1 is a perspective view of an example of a flexible circuit board used in the present invention, and Figure 2 is a cross-sectional view of Figure 1.
FIG. 3 is a cross-sectional view taken along a line, and a side view showing an embodiment of the circuit board of the present invention. 1...Flexible substrate, 2...Conductor, 3
R, 3L... Base plate, 4... Circuit element, 5... Lead frame, 5A... Bent portion, 7... Notch, 100... Circuit board.
Claims (1)
装着され、裏面には台板を中央部に所定間隔を
有する状態に接着し、かつ対向する両端部にそ
れぞれ端部を挾持するごとく所要数のクリツプ
形のリードフレームを配設してなるフレキシブ
ルな基板を、その裏面が対向し前記リードフレ
ームがデユアルインラインを形成するごとく中
央部もしくは、ほぼ中央部で折曲げ、その折曲
げた基板の裏面を相互に一体的に結合し、かつ
前記リードフレームのクリツプ部が、対向する
基板裏面に当接しないように前記基板の所定位
置に凹部または切欠き部を設けたことを特徴と
する回路用基板。 (2) 実用新案登録請求の範囲第1項の記載におい
て、前記基板の裏面には所定の厚さの台板がそ
れぞれ接着され、それらの台板を介して前記基
板の裏面を相互に一体的に接着してなることを
特徴とする回路用基板。[Claims for Utility Model Registration] (1) Conductors and circuit elements in a predetermined pattern are attached to the front surface, a base plate is glued to the back surface with a predetermined distance in the center, and the opposing ends are A flexible board consisting of a required number of clip-shaped lead frames arranged so as to hold the ends thereof is folded at the center or approximately at the center so that the back sides thereof face each other and the lead frames form a dual in-line. bending, and integrally joining the back surfaces of the bent substrates, and providing a recess or a notch at a predetermined position of the substrate so that the clip portion of the lead frame does not come into contact with the back surface of the opposing substrate. A circuit board characterized by: (2) In the statement of claim 1 of the utility model registration claim, base plates of a predetermined thickness are adhered to the back surfaces of the substrates, and the back surfaces of the substrates are integrally bonded to each other via these base plates. A circuit board characterized by being bonded to.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP1981008549U JPS6242548Y2 (en) | 1981-01-23 | 1981-01-23 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP1981008549U JPS6242548Y2 (en) | 1981-01-23 | 1981-01-23 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS57121173U JPS57121173U (en) | 1982-07-28 |
JPS6242548Y2 true JPS6242548Y2 (en) | 1987-10-31 |
Family
ID=29806697
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP1981008549U Expired JPS6242548Y2 (en) | 1981-01-23 | 1981-01-23 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS6242548Y2 (en) |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0236216Y2 (en) * | 1985-02-22 | 1990-10-02 | ||
JP6723567B2 (en) * | 2018-10-22 | 2020-07-15 | 日本圧着端子製造株式会社 | connector |
Family Cites Families (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS55167680U (en) * | 1979-05-18 | 1980-12-02 |
-
1981
- 1981-01-23 JP JP1981008549U patent/JPS6242548Y2/ja not_active Expired
Also Published As
Publication number | Publication date |
---|---|
JPS57121173U (en) | 1982-07-28 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS6242548Y2 (en) | ||
JPH06111869A (en) | Surface mount terminal | |
JP2504486B2 (en) | Hybrid integrated circuit structure | |
KR100447735B1 (en) | Substrate for mounting a component, method of manufacturing the same, and method of manufacturing a module | |
JPH0378793B2 (en) | ||
JPH10335759A (en) | Flexible printed wiring board | |
JPH0442937Y2 (en) | ||
JPH02106087A (en) | Hybrid integrated circuit device | |
JPH0445253Y2 (en) | ||
JP2503911B2 (en) | Printed wiring board | |
JPS5844602Y2 (en) | printed wiring board | |
JP2594365B2 (en) | Wiring board and method of connecting wiring board | |
JPH0442938Y2 (en) | ||
JPH0224395B2 (en) | ||
JPS5824459Y2 (en) | Electrical component mounting board | |
JPS5848496A (en) | Miniature electronic circuit part | |
JPS58225688A (en) | Electric circuit part and method of producing same | |
JPH062222Y2 (en) | Multiple board circuit module | |
JPH081977B2 (en) | Board connection structure | |
JPH0634437B2 (en) | Board connection structure | |
JPH0519956Y2 (en) | ||
JPS608446Y2 (en) | Insulation device using flexible substrate | |
JPH0371743B2 (en) | ||
JPH0533839B2 (en) | ||
JP2000301065A (en) | Piezoelectric vibrator |