JPH0533425B2 - - Google Patents

Info

Publication number
JPH0533425B2
JPH0533425B2 JP61228308A JP22830886A JPH0533425B2 JP H0533425 B2 JPH0533425 B2 JP H0533425B2 JP 61228308 A JP61228308 A JP 61228308A JP 22830886 A JP22830886 A JP 22830886A JP H0533425 B2 JPH0533425 B2 JP H0533425B2
Authority
JP
Japan
Prior art keywords
verification
circuit
logic
logical
display
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP61228308A
Other languages
English (en)
Japanese (ja)
Other versions
JPS6383840A (ja
Inventor
Naoyuki Yamada
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Ltd
Original Assignee
Hitachi Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Ltd filed Critical Hitachi Ltd
Priority to JP61228308A priority Critical patent/JPS6383840A/ja
Publication of JPS6383840A publication Critical patent/JPS6383840A/ja
Publication of JPH0533425B2 publication Critical patent/JPH0533425B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Tests Of Electronic Circuits (AREA)
  • Test And Diagnosis Of Digital Computers (AREA)
JP61228308A 1986-09-29 1986-09-29 論理検証支援装置 Granted JPS6383840A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP61228308A JPS6383840A (ja) 1986-09-29 1986-09-29 論理検証支援装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP61228308A JPS6383840A (ja) 1986-09-29 1986-09-29 論理検証支援装置

Publications (2)

Publication Number Publication Date
JPS6383840A JPS6383840A (ja) 1988-04-14
JPH0533425B2 true JPH0533425B2 (https=) 1993-05-19

Family

ID=16874404

Family Applications (1)

Application Number Title Priority Date Filing Date
JP61228308A Granted JPS6383840A (ja) 1986-09-29 1986-09-29 論理検証支援装置

Country Status (1)

Country Link
JP (1) JPS6383840A (https=)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH02242376A (ja) * 1989-03-15 1990-09-26 Nishimura Giken:Kk 論理回路の作図及びシミュレーション装置

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB8327350D0 (en) * 1983-10-13 1983-11-16 British Telecomm Cad display system
JPS6154567A (ja) * 1984-08-24 1986-03-18 Hitachi Ltd シミユレ−シヨン方法および装置
JPS61130992A (ja) * 1984-11-30 1986-06-18 日本電気株式会社 論理動作表示装置

Also Published As

Publication number Publication date
JPS6383840A (ja) 1988-04-14

Similar Documents

Publication Publication Date Title
JP2856640B2 (ja) 論理回路図エディタシステム
US5568396A (en) Identifying overconstraints using port abstraction graphs
JPH03257671A (ja) 設計取り込みシステム
US5615124A (en) Autonomous evolution type hardware design system
US5663889A (en) Apparatus for computing delay time of integrated circuit
US6477689B1 (en) Architectural structure of a process netlist design tool
US7069521B2 (en) Method and apparatus for exploring a multi-element design through user directed selective rendering
US4965758A (en) Aiding the design of an operation having timing interactions by operating a computer system
US20070101302A1 (en) Mixed signal circuit simulator
KR970063709A (ko) 레이아웃 입력장치 및 방법과 레이아웃 검증장치 및 방법
US6832359B2 (en) Apparatus and method for calculating simulation coverage
CN118228644A (zh) 数字芯片设计的方法、装置、设备、存储介质和程序产品
JPH0533425B2 (https=)
US6877140B1 (en) Method and system for generating a schematic representing bus structures
JP2000057188A (ja) ハードウェア・ソフトウェア協調評価装置
JP2825372B2 (ja) ハードウェア構造表示装置
JPS59117660A (ja) シミユレ−シヨン状態復元処理方式
US7072819B2 (en) Method for locating functional mistakes in digital circuit designs
SRI DESIGN AND IMPLEMENTATION OF HYBRID FULL ADDER BASED 16-BIT MULTIPLICATION USING FPGA
US5684709A (en) Method for generating a circuit arrangement comprising circuits with the aid of a computer
JPS6029865A (ja) 論理シミュレーション装置
Ben-David et al. PathFinder: A tool for design exploration
JP2954019B2 (ja) 論理シミュレーション方式
JPS6315366A (ja) 回路変換システム
JPH03104138A (ja) 階層設計処理方式