JPH05314219A - Semiautomatic wiring system - Google Patents

Semiautomatic wiring system

Info

Publication number
JPH05314219A
JPH05314219A JP4067830A JP6783092A JPH05314219A JP H05314219 A JPH05314219 A JP H05314219A JP 4067830 A JP4067830 A JP 4067830A JP 6783092 A JP6783092 A JP 6783092A JP H05314219 A JPH05314219 A JP H05314219A
Authority
JP
Japan
Prior art keywords
wiring
route
line segment
starting point
target
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP4067830A
Other languages
Japanese (ja)
Inventor
Norio Kuwabara
教雄 桑原
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp filed Critical NEC Corp
Priority to JP4067830A priority Critical patent/JPH05314219A/en
Publication of JPH05314219A publication Critical patent/JPH05314219A/en
Pending legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/0005Apparatus or processes for manufacturing printed circuits for designing circuits by computer

Landscapes

  • Design And Manufacture Of Integrated Circuits (AREA)

Abstract

PURPOSE:To improve efficiency for wiring layout by reducing the load of operators concerning the semiautomatic wiring system used for the wiring layout of LSI or PWB. CONSTITUTION:A wiring passage searching means 3 performs one-layer wiring. A start point input means 1 and a target line segment input means 2 input a start point and a target line segment to be delivered to the wiring passage searching means 3. In addition to these means, this system is provided with a via generating means 7, tail pattern excluding means 10, wiring passage storage means 11 and incomplete wiring eliminating means 12. Therefore, the degree of freedom for searching wiring passage is increased and even when the degree of wiring jamming is increased, the wiring passage in a connection object block can be efficiently calculated.

Description

【発明の詳細な説明】Detailed Description of the Invention

【0001】[0001]

【産業上の利用分野】本発明は、半自動配線方式に関
し、特に、LSIやPWBの配線設計で未結線区間に対
する配線経路の追加処理を行う半自動配線方式に関す
る。
BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a semi-automatic wiring system, and more particularly to a semi-automatic wiring system for performing wiring path addition processing for an unconnected section in a wiring design of LSI or PWB.

【0002】[0002]

【従来の技術】従来の半自動配線方式は、同一層内で配
線経路の探索を行う場合に、ターゲットとして与えられ
るのは点であった。
2. Description of the Related Art In the conventional semi-automatic wiring system, a point is given as a target when a wiring route is searched for in the same layer.

【0003】[0003]

【発明が解決しようとする課題】上述した従来の半自動
配線方式は、同一層内で配線経路の探索を行う場合に、
ターゲットが点で与えられたために、探索に自由度が少
なく、既配線が増えて混雑度が高くなると、始点とター
ゲット点との間の配線経路探索に失敗する場合が多くな
るという問題点を有している。
The above-mentioned conventional semi-automatic wiring system is used when a wiring route is searched for in the same layer.
Since the target is given as a point, there is a problem that the degree of freedom in the search is low, and if the number of existing wiring increases and the congestion degree increases, the wiring route search between the start point and the target point often fails. is doing.

【0004】[0004]

【課題を解決するための手段】本発明の半自動配線方式
は、結線を要する配線区間に対し、グラフィックワーク
ステーション上で画面に表示された既配線パターンや配
線禁止領域を避けながら、半自動で配線経路を決定して
いく半自動配線方式において、始点と線分で与えられた
ターゲットであるターゲット線分間の配線経路を1つの
層内で探索する始点入力手段と、前記配線経路探索手段
に始点を与える始点入力手段と、前記配線経路探索手段
にターゲット線分を与えるターゲット線分入力手段と、
指定され層間にヴィアを発生するヴィア発生手段と、前
記始点入力手段,前記ターゲット線分入力手段,前記配
線経路探索手段および前記ヴィア発生手段を繰り返し使
用して結線対象区間の結線が終了した時に、余分な配線
であるテールパターンが残ったらそのテールパターンを
削除するテールパターン削除手段と、決定した配線経路
を既配線として取り込む配線経路格納手段と、途中で強
制終了した時に不完全な状態で残った経路を削除する不
完全経路削除手段とを備えて構成されている。
The semi-automatic wiring system of the present invention is a semi-automatic wiring route for a wiring section requiring connection while avoiding an existing wiring pattern or a wiring prohibited area displayed on a screen on a graphic workstation. In a semi-automatic wiring method for determining the starting point and a line segment, a starting point input means for searching for a wiring route between a target line segment and a starting point for giving the starting point to the wiring route searching means. Input means, target line segment input means for giving a target line segment to the wiring route searching means,
When the via generation means for generating vias between the designated layers, the start point input means, the target line segment input means, the wiring route search means and the via generation means are repeatedly used, and the connection of the connection target section is completed, If a tail pattern, which is an extra wiring, remains, the tail pattern deleting means that deletes the tail pattern, the wiring path storing means that takes in the determined wiring path as the existing wiring, and the incomplete state when it is forcibly terminated halfway And an incomplete route deleting means for deleting a route.

【0005】[0005]

【実施例】次に、本発明の実施例について図面を参照し
て説明する。図1は、本発明の半自動配線方式の一実施
例を示す流れ図である。また、図2は、図1中の配線経
路探索手段3での経路探索の一例を示す図である。
Embodiments of the present invention will now be described with reference to the drawings. FIG. 1 is a flow chart showing an embodiment of the semi-automatic wiring system of the present invention. Further, FIG. 2 is a diagram showing an example of a route search by the wiring route search means 3 in FIG.

【0006】本実施例は、図1に示すように、与えられ
た結線対象区間の結線が完了するまで、ステップ1,〜
8の処理および判断を繰り返し利用して、結線対象区間
の結線を試みる。
In this embodiment, as shown in FIG. 1, steps 1 to 1 are performed until the connection of a given connection target section is completed.
By repeatedly using the processing and determination of 8, the connection of the connection target section is tried.

【0007】まず、始点入力手段1およびターゲット線
分入力手段2では、配線経路探索手段3に受け渡す始点
およびターゲット線分を、操作者に入力するよう促して
入力させ、配線経路探索手段3では、始点とターゲット
線分間の配線経路を、従来手法により既配線や禁止領域
を避けながら、ターゲット線分が存在する層上で1層配
線を試み、経路を発見したら画面上に表示する。なお、
従来手法としては、線分探索法や迷路法などがある。
First, in the starting point inputting means 1 and the target line segment inputting means 2, the operator is prompted to input the starting point and the target line segment to be passed to the wiring route searching means 3, and the wiring route searching means 3 The wiring route between the start point and the target line segment is tried by the conventional method while avoiding the existing wiring and the prohibited area, and one-layer wiring is tried on the layer where the target line segment exists, and when the route is found, it is displayed on the screen. In addition,
Conventional methods include a line segment search method and a maze method.

【0008】次に、判断4では、配線経路探索手段3で
始点とターゲット線分間の配線経路を発見したかどうか
を判定し、発見した場合には、判断6へ行き、発見でき
なかった場合には、対処方法選択5へ行く。
Next, in judgment 4, it is judged whether or not the wiring path searching means 3 has found a wiring path between the starting point and the target line. If found, the procedure goes to judgment 6 and, if not found, Goes to coping method selection 5.

【0009】続いて、対処方法選択5では、操作者に次
の対処方法の選択を求め、始点およびターゲット線分の
再入力を行う場合には、始点入力手段1へ、ターゲット
線分のみの再入力を行う場合には、ターゲット線分入力
手段2へ、強制終了する場合には、不完全経路削除手段
12へ行き、途中で中断したために不完全な状態で残っ
た配線経路を削除して処理を終了する。
Next, in the coping method selection 5, when the operator is requested to select the next coping method, and when the start point and the target line segment are re-input, only the target line segment is re-input to the start point input means 1. When inputting, go to the target line segment inputting means 2, and when forcibly ending, go to the incomplete route deleting means 12 and delete and process the wiring route left in an incomplete state due to interruption on the way. To finish.

【0010】また、判断6では発見した経路上にヴィア
を発生するかどうかを操作者に判断を求めて、発生する
場合には、ヴィア発生手段7へ、発生しない場合には、
判断8へ行く。判断8では、始点とターゲット線分間が
結線されたかどうかを判定し、結線された場合には、判
断9へ、結線されていない場合には、始点入力手段1へ
戻り、配線経路入力を続行する。
Further, in the judgment 6, the operator is requested to judge whether or not the via is generated on the found route, and when the via is generated, the via generating means 7 is used. When the via is generated, the via is generated.
Go to decision 8. In the judgment 8, it is judged whether or not the starting point and the target line segment are connected, and if they are connected, the processing goes to the judgment 9, and if they are not connected, the processing returns to the starting point input means 1 to continue the wiring route input. ..

【0011】次に、判断9では、結線対象区間を結線す
る配線経路にテールパターンが無いかどうかを判定し、
テールパターンが有る場合には、テールパターン削除手
段10へ行って、不要なテールパターンを削除後に、配
線経路格納手段11へ行き、テールパターンが無い場合
には、直接配線経路格納手段11へ行く。配線経路格納
手段11では上記の処理により決定した結線対象区間の
配線経路を画面に表示するとともに、既配線として取り
込んで処理を終了する。
Next, in the judgment 9, it is judged whether or not there is a tail pattern in the wiring route connecting the connection target section,
If there is a tail pattern, it goes to the tail pattern deleting means 10, deletes unnecessary tail patterns, and then goes to the wiring route storing means 11, and if there is no tail pattern, it goes directly to the wiring route storing means 11. The wiring route storage means 11 displays the wiring route of the connection target section determined by the above process on the screen, takes in it as existing wiring, and ends the process.

【0012】図2は、配線経路探索手段3での経路探索
の一例を示す図である。図2(a)は、従来方式で、始
点21aに対してターゲット22aが点で与えられる場
合を示しており、経路探索領域25aを分断する形で障
害物(既配線または禁止領域)23a,24aが存在す
ると、始点21aとターゲット22aとの間の配線経路
を発見することができない。
FIG. 2 is a diagram showing an example of a route search by the wiring route search means 3. FIG. 2A shows a case where the target 22a is given as a point to the starting point 21a in the conventional method, and obstacles (already-wired or prohibited areas) 23a and 24a are formed by dividing the route search area 25a. Is present, the wiring route between the starting point 21a and the target 22a cannot be found.

【0013】しかし、図2(b)のように、ターゲット
22bが線分で与えられると、経路探索領域25bが広
くなり、経路探索の自由度が高くなるために、障害物2
3b,24bがあっても、始点21bとターゲット22
bとの間の配線経路26bを発見することができる。
However, as shown in FIG. 2 (b), when the target 22b is given by a line segment, the route search area 25b becomes wider and the degree of freedom of route search increases, so that the obstacle 2
Even if there are 3b and 24b, the starting point 21b and the target 22
It is possible to find the wiring route 26b between the line b and the line b.

【0014】[0014]

【発明の効果】以上説明したように、本発明の半自動配
線方式は、半自動配線の同一層内での配線経路探索で、
ターゲットを点としてではなく、線分として与えること
により、探索の自由度が増したので、配線の混雑度が高
くなっても、効率良く結線対象区間の配線経路を求める
ことができるという効果を有している。
As described above, according to the semi-automatic wiring system of the present invention, the wiring route search in the same layer of the semi-automatic wiring,
Since the target is given as a line segment instead of as a point, the degree of freedom in searching is increased. Therefore, even if the degree of congestion of the wiring is high, it is possible to efficiently find the wiring route of the connection target section. is doing.

【図面の簡単な説明】[Brief description of drawings]

【図1】本発明の半自動配線方式の一実施例を示す流れ
図である。
FIG. 1 is a flow chart showing an embodiment of a semi-automatic wiring system of the present invention.

【図2】配線経路探索手段3での経路探索の一例を示す
図である。
FIG. 2 is a diagram showing an example of a route search by a wiring route search means 3.

【符号の説明】[Explanation of symbols]

1 始点入力手段 2 ターゲット線分入力手段 3 配線経路探索手段 4 経路発見判断 5 対処方法選択 6 ヴィア発生判断 7 ヴィア発生手段 8 結線完了判断 9 テールパターン有り判断 10 テールパターン削除手段 11 配線経路格納手段 12 不完全経路削除手段 21a,21b 始点 22a,22b ターゲット 23a,23b,24a,24b 障害物 25a,25b 経路探索領域 26b 配線経路 1 Start point input means 2 Target line segment input means 3 Wiring route search means 4 Route finding judgment 5 Coping method selection 6 Via occurrence judgment 7 Via generation means 8 Connection completion judgment 9 Tail pattern existence judgment 10 Tail pattern deletion means 11 Wiring path storage means 12 Incomplete Route Deletion Means 21a, 21b Starting Point 22a, 22b Target 23a, 23b, 24a, 24b Obstacle 25a, 25b Route Search Area 26b Wiring Route

Claims (1)

【特許請求の範囲】[Claims] 【請求項1】 結線を要する配線区間に対し、グラフィ
ックワークステーション上で画面に表示された既配線パ
ターンや配線禁止領域を避けながら、半自動で配線経路
を決定していく半自動配線方式において、始点と線分で
与えられたターゲットであるターゲット線分間の配線経
路を1つの層内で探索する始点入力手段と、前記配線経
路探索手段に始点を与える始点入力手段と、前記配線経
路探索手段にターゲット線分を与えるターゲット線分入
力手段と、指定され層間にヴィアを発生するヴィア発生
手段と、前記始点入力手段,前記ターゲット線分入力手
段,前記配線経路探索手段および前記ヴィア発生手段を
繰り返し使用して結線対象区間の結線が終了した時に、
余分な配線であるテールパターンが残ったらそのテール
パターンを削除するテールパターン削除手段と、決定し
た配線経路を既配線として取り込む配線経路格納手段
と、途中で強制終了した時に不完全な状態で残った経路
を削除する不完全経路削除手段とを備えることを特徴と
する半自動配線方式。
1. A starting point in a semi-automatic wiring method for semi-automatically determining a wiring route while avoiding an existing wiring pattern or a wiring prohibited area displayed on a screen on a graphic workstation for a wiring section requiring connection. A starting point input means for searching a wiring route for a target line segment which is a target given by a line segment in one layer, a starting point input means for giving a starting point to the wiring route searching means, and a target line for the wiring route searching means. Target line segment input means for giving a minute, via generating means for generating vias between designated layers, the starting point input means, the target line segment input means, the wiring route searching means and the via generating means are repeatedly used. When the wiring of the target section is completed,
If a tail pattern, which is an extra wiring, remains, the tail pattern deleting means that deletes the tail pattern, the wiring path storing means that takes in the determined wiring path as the existing wiring, and the incomplete state when it is forcibly terminated halfway A semi-automatic wiring system, comprising: an incomplete route deleting means for deleting a route.
JP4067830A 1992-03-26 1992-03-26 Semiautomatic wiring system Pending JPH05314219A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP4067830A JPH05314219A (en) 1992-03-26 1992-03-26 Semiautomatic wiring system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP4067830A JPH05314219A (en) 1992-03-26 1992-03-26 Semiautomatic wiring system

Publications (1)

Publication Number Publication Date
JPH05314219A true JPH05314219A (en) 1993-11-26

Family

ID=13356260

Family Applications (1)

Application Number Title Priority Date Filing Date
JP4067830A Pending JPH05314219A (en) 1992-03-26 1992-03-26 Semiautomatic wiring system

Country Status (1)

Country Link
JP (1) JPH05314219A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN105578772A (en) * 2016-01-08 2016-05-11 资阳南车电气有限公司 Intelligent wiring system

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN105578772A (en) * 2016-01-08 2016-05-11 资阳南车电气有限公司 Intelligent wiring system

Similar Documents

Publication Publication Date Title
US5717600A (en) Method for designing an interconnection route in an LSI
JP5211694B2 (en) Arrangement method of shield line in semiconductor integrated circuit, semiconductor integrated circuit design apparatus, and semiconductor integrated circuit design program
US6480993B1 (en) Accurate layout modeling for centerline-based detail routing
CN109933857B (en) Clock tree trunk topology generation method and system for sensing integrated circuit layout information
JPH03167669A (en) Automatic wiring designing device
JPH05314219A (en) Semiautomatic wiring system
JP3157732B2 (en) Interactive wiring pattern creation system
US20040153987A1 (en) Method and system for connecting computer-generated rectangles
JP2897541B2 (en) Closed figure extraction method
JP3083552B2 (en) Hierarchy editing processor
JP2003174472A (en) Detour path designing device, detour path designing method to be used therefor and program therefor
JPS59189471A (en) Wiring route searching system
JP4047190B2 (en) Automatic wiring method and automatic wiring program for causing computer to execute the method
JPH06236924A (en) Method of rewiring for violating wire length and its device
JP3014157B2 (en) Automatic wiring method
JPH1154625A (en) Wiring inhibition region setting method and recording medium
JPH04336449A (en) Auto routing method of integrated circuit
JP2549493B2 (en) Graphic processing device
JPH07239873A (en) Wiring route search method
JPH0261772A (en) Automatic wiring device
JPH01292473A (en) Method for determining wiring route
JPS62109173A (en) Designing device for printed board
JPH04346459A (en) Processing method of integrated circuit wiring
JPH0822481A (en) Wiring route correction supporting device
JPH07121600A (en) Wiring route processing method