JPH0528225A - Interactive wiring correction system - Google Patents

Interactive wiring correction system

Info

Publication number
JPH0528225A
JPH0528225A JP3178644A JP17864491A JPH0528225A JP H0528225 A JPH0528225 A JP H0528225A JP 3178644 A JP3178644 A JP 3178644A JP 17864491 A JP17864491 A JP 17864491A JP H0528225 A JPH0528225 A JP H0528225A
Authority
JP
Japan
Prior art keywords
wiring
length
wiring length
route
current
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP3178644A
Other languages
Japanese (ja)
Inventor
Toshihiro Mizumaki
俊博 水牧
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Solution Innovators Ltd
Original Assignee
NEC Software Hokuriku Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Software Hokuriku Ltd filed Critical NEC Software Hokuriku Ltd
Priority to JP3178644A priority Critical patent/JPH0528225A/en
Publication of JPH0528225A publication Critical patent/JPH0528225A/en
Pending legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/0005Apparatus or processes for manufacturing printed circuits for designing circuits by computer

Landscapes

  • Design And Manufacture Of Integrated Circuits (AREA)

Abstract

PURPOSE:To prevent the occurrence of new violation wiring owing to the correction of violation wiring. CONSTITUTION:Current wiring information is stored in a wiring information storage means 1. A wiring state display means 2 displays a current wiring state by using this information. Here, a designer designates wiring being a correction object. A wiring length calculation means 3 obtains a current wiring length for the designated wiring, and an allowance wiring length calculation means 4 calculates an allowance wiring length. Furthermore, a wiring length margin degree display means 5 displays the ratio of the obtained current wiring length and the allowance wiring length (current wiring length/allowance wiring length X10). The designer does not come to select wiring with little margin degree of the wiring length and recognizes the margin degree of a noticed wiring route so as to alter the route. At the time of correction, a wiring route correction means 6 corrects designated wiring.

Description

【発明の詳細な説明】Detailed Description of the Invention

【0001】[0001]

【産業上の利用分野】本発明は会話型配線修正方式に関
し、特にLSIおよびプリント基板を含む配線のレイア
ウト設計の会話型配線修正方式に関する。
BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to an interactive wiring correction method, and more particularly to an interactive wiring correction method for layout design of wiring including an LSI and a printed circuit board.

【0002】[0002]

【従来の技術】配線のレイアウト設計を行うと、配線処
理後、遅延解析を行った結果、配線長が長いために遅延
時間を満たさない配線が存在する場合がある。さらに、
この違反配線の配線長が短くなるように配線経路を修正
しようとすると、他の違反していない配線の経路の変更
を必要とする場合がある。
2. Description of the Related Art When a wiring layout is designed, a delay analysis may be performed after the wiring process, and as a result, there may be a wiring that does not satisfy the delay time due to a long wiring length. further,
If an attempt is made to modify the wiring route so that the length of the violating wiring becomes shorter, it may be necessary to change the route of other non-violating wiring.

【0003】このようなときの、従来の会話型配線修正
方式の修正状態を図を用いて説明する。
The correction state of the conventional conversational wiring correction method in such a case will be described with reference to the drawings.

【0004】図2は現在の配線状態を表す配線経路図で
ある。
FIG. 2 is a wiring route diagram showing the current wiring state.

【0005】ここで、配線経路21は端子11,12間
の配線経路、配線経路22は端子13,14間の配線経
路、配線経路23は端子15,16間の配線経路をそれ
ぞれ表している。現在のままでは、配線経路21の配線
長が長く遅延時間条件を満たしていないため、配線経路
の修正を行う場合を例に説明する。
Here, the wiring route 21 is a wiring route between the terminals 11 and 12, the wiring route 22 is a wiring route between the terminals 13 and 14, and the wiring route 23 is a wiring route between the terminals 15 and 16. As it is, the wiring length of the wiring route 21 is long and the delay time condition is not satisfied. Therefore, a case of correcting the wiring route will be described as an example.

【0006】配線経路21の配線長を短くするために、
配線経路21の修正を試みた結果、配線経路22、また
は、配線経路23の変更が必要となっている。
In order to shorten the wiring length of the wiring path 21,
As a result of attempting to correct the wiring route 21, it is necessary to change the wiring route 22 or the wiring route 23.

【0007】従来の会話型配線修正方式では、どちらの
配線経路を変更すればよいかの判断は、設計者に任され
おり、従って、配線経路22を選ぶ場合がある。この
時、選択の良し悪しは判断できない。
In the conventional conversational wiring correction method, it is up to the designer to decide which wiring path should be changed. Therefore, the wiring path 22 may be selected. At this time, it cannot be judged whether the selection is good or bad.

【0008】このまま、修正を行った結果は、図4の変
更後の配線状態を表す配線経路図に示すように、配線経
路22が配線経路42に代わり、配線経路21が配線経
路41に代わることになる。
As a result of the correction, the wiring route 22 replaces the wiring route 42 and the wiring route 21 replaces the wiring route 41 as shown in the wiring route diagram showing the changed wiring state in FIG. become.

【0009】[0009]

【発明が解決しようとする課題】上述した従来の会話型
配線修正方式は、従来の会話型配線修正方式では、変更
することができる配線が複数本ある場合、どの配線の配
線経路を変更するのがよいかの判断は設計者に任されて
いる。このため、選択された配線の配線長が許容される
配線長と比較して余裕が無い場合、配線経路の変更によ
って配線長が長くなり、新たな違反配線となってしまう
という問題点がある。
In the conventional conversational wiring correction method described above, in the conventional conversational wiring correction method, when there are a plurality of wirings that can be changed, the wiring route of which wiring is changed. It is up to the designer to decide whether or not it is appropriate. For this reason, if there is no margin compared with the allowable wiring length of the selected wiring, there is a problem that the wiring length becomes long due to the change of the wiring route, and it becomes a new violating wiring.

【0010】上述の例の場合に当はめて説明すれば、経
路変更の対象とした配線経路22は設計者が任意に選ん
だものであるため、その現在の配線長が許容配線長と比
較して、余裕が無い場合がある。このとき、設計者は、
この余裕の無さを認識していないため、変更後の配線経
路42が許容配線長を越えてしまい、新たな違反配線を
作りだしてしまうことになる、ということである。
In the case of the above example, the wiring route 22 to be route-changed is arbitrarily selected by the designer, so that the current wiring length is compared with the allowable wiring length. In some cases, there is no room. At this time, the designer
Since this lack of margin is not recognized, the changed wiring path 42 exceeds the allowable wiring length, and a new violating wiring is created.

【0011】本発明の目的は、違反配線の修正により生
ずる、新たな違反配線の発生を防ぐことができる会話型
配線修正方式を提供することにある。
It is an object of the present invention to provide a conversational wiring correction method capable of preventing the occurrence of a new violation wiring caused by the correction of the violation wiring.

【0012】[0012]

【課題を解決するための手段】本発明の会話型配線修正
方式は、LSIおよびプリント基板を含む配線のレイア
ウト設計の会話型配線修正方式において、前記配線に関
する情報を記憶する配線情報記憶手段と、前記配線の状
態を表示する配線状態表示手段と、前記配線の経路を修
正する配線経路修正手段と、指定された任意の配線の現
在の配線長を算出する配線長算出手段と、前記指定され
た任意の配線が遅延時間条件を満たすために許容される
配線長である許容配線長を計算する許容配線長計算手段
と、求められた前記現在の配線長と前記許容配線長とか
ら前記現在の配線長の余裕度を計算し表示する配線長余
裕度表示手段と、前記各手段を制御する制御手段とを有
する構成である。
A conversational wiring correction method of the present invention is a conversational wiring correction method for a layout design of a wiring including an LSI and a printed circuit board, and wiring information storage means for storing information about the wiring, Wiring status display means for displaying the status of the wiring, wiring path correction means for correcting the wiring path, wiring length calculation means for calculating the current wiring length of a designated arbitrary wiring, and the designated A permissible wiring length calculating means for calculating a permissible wiring length which is a wiring length allowed for an arbitrary wiring to satisfy a delay time condition, and the current wiring based on the obtained current wiring length and the permissible wiring length. The wiring length margin display means for calculating and displaying the long margin and the control means for controlling the respective means are provided.

【0013】[0013]

【実施例】次に、本発明の実施例について図面を参照し
て説明する。
Embodiments of the present invention will now be described with reference to the drawings.

【0014】図1は本発明の一実施例のブロック図であ
る。
FIG. 1 is a block diagram of an embodiment of the present invention.

【0015】本発明の会話型配線修正方式は、現在の配
線に関する情報を記憶する配線情報記憶手段1と、配線
の状態を表示する配線状態表示手段2と、指定された任
意の配線の現在の配線長を算出する配線長算出手段3
と、指定された任意の配線が遅延時間条件を満たすため
に許容される配線長である許容配線長を計算する許容配
線長計算手段4と、求められた現在の配線長と許容配線
長とから現在の配線長の余裕度を計算し表示する配線長
余裕度表示手段5と、配線の経路を修正する配線経路修
正手段6と、各手段を制御する制御手段7とを用いて実
行する。
According to the interactive wiring correction method of the present invention, the wiring information storage means 1 for storing information about the current wiring, the wiring status display means 2 for displaying the status of the wiring, and the current status of the designated arbitrary wiring. Wiring length calculation means 3 for calculating the wiring length
From the allowable wiring length calculation means 4 for calculating the allowable wiring length which is the wiring length allowed for the specified arbitrary wiring to satisfy the delay time condition, and the obtained current wiring length and allowable wiring length. The wiring length margin display means 5 for calculating and displaying the margin of the current wiring length, the wiring route correcting means 6 for correcting the wiring route, and the control means 7 for controlling each means are executed.

【0016】次に、動作について説明する。Next, the operation will be described.

【0017】まず、現在の配線情報は、配線情報記憶手
段1に格納されている。この情報を用いて、配線状態表
示手段2により、現在の配線状態を表示する。
First, the current wiring information is stored in the wiring information storage means 1. Using this information, the wiring status display means 2 displays the current wiring status.

【0018】ここで、設計者は、修正対象となる配線を
指定する。この指定した配線に対して、配線長算出手段
3が、現在の配線長を求め、許容配線長計算手段4によ
り、許容配線長を計算する。さらに、配線長余裕度表示
手段5により、求められた現在の配線長と許容配線長の
比(現在の配線長/許容配線長×100)を表示する。
この表示により、設計者は、指定した配線の修正を行う
か否かを判断する。修正を行う場合には、配線経路修正
手段6により、指定配線の修正を行う。修正を行わない
場合には、指定配線をキャンセルする。
Here, the designer specifies the wiring to be modified. With respect to the designated wiring, the wiring length calculating means 3 obtains the current wiring length, and the allowable wiring length calculating means 4 calculates the allowable wiring length. Further, the wiring length margin display means 5 displays the obtained ratio of the present wiring length to the allowable wiring length (current wiring length / allowable wiring length × 100).
From this display, the designer determines whether or not to modify the designated wiring. When making a correction, the wiring route correcting means 6 corrects the designated wiring. When no correction is made, the designated wiring is canceled.

【0019】以下、上記手順を、すべての配線修正が終
了するまで繰り返す。
Hereinafter, the above procedure is repeated until all wiring corrections are completed.

【0020】上述の動作を従来の技術で説明した図2に
適用した場合について説明する。
A case where the above operation is applied to FIG. 2 described in the prior art will be described.

【0021】本発明の会話型配線修正方式では、遅延時
間を満たしていない配線経路21の配線長を短くするた
めの経路変更対象を、配線経路22、23のうちから選
択しようとするとき、配線経路22,23を指定する
と、配線長余裕度がそれぞれ90%、50%と表示され
る。設計者は、この表示を見て、配線長に余裕のある配
線経路23を選ぶことができる。従って、修正結果は、
図3の変更後の配線状態を表す配線経路図に示すよう
に、配線経路23が配線経路33になり、さらに、配線
経路21が配線経路31になる。配線経路23を変更す
る際、設計者は、配線長の余裕度を認識して変更を行う
ため、変更後の配線経路33が遅延時間を満たさなくな
ることはない。
In the conversational wiring correction method of the present invention, when the wiring change target for shortening the wiring length of the wiring path 21 which does not satisfy the delay time is selected from the wiring paths 22 and 23, the wiring is changed. When the routes 22 and 23 are designated, the wiring length margins are displayed as 90% and 50%, respectively. The designer can select a wiring path 23 having a sufficient wiring length by looking at this display. Therefore, the correction result is
As shown in the wiring route diagram showing the changed wiring state in FIG. 3, the wiring route 23 becomes the wiring route 33, and the wiring route 21 becomes the wiring route 31. When changing the wiring route 23, the designer recognizes the margin of the wiring length and makes the change, so that the changed wiring route 33 does not satisfy the delay time.

【0022】[0022]

【発明の効果】以上説明したように、本発明は、設計者
が指定した配線の現在の配線長と許容配線長とを計算
し、配線長の余裕度を表示することにより、設計者が配
線長の余裕度の少ない配線を選択することがなくなり、
かつ、着目した配線経路の余裕度を認識して経路変更を
行うことができるため、違反配線の修正により生ずる、
新たな違反配線の発生を防ぐことができるという効果が
有る。
As described above, according to the present invention, the current wiring length and the allowable wiring length of the wiring designated by the designer are calculated, and the margin of the wiring length is displayed to allow the designer to perform wiring. There is no need to select wiring with a long margin,
Moreover, since it is possible to change the route by recognizing the margin of the focused wiring route, it is caused by the correction of the violating wiring.
This has the effect of preventing the occurrence of new violating wiring.

【図面の簡単な説明】[Brief description of drawings]

【図1】本発明の一実施例のブロック図である。FIG. 1 is a block diagram of an embodiment of the present invention.

【図2】現在の配線状態を表す配線経路図である。FIG. 2 is a wiring route diagram showing a current wiring state.

【図3】本発明の変更後の配線状態を表す配線経路図で
ある。
FIG. 3 is a wiring route diagram showing a wiring state after the change of the present invention.

【図4】従来の会話型配線修正方式の変更後の配線状態
を表す配線経路図である。
FIG. 4 is a wiring route diagram showing a wiring state after the conventional interactive wiring correction method is changed.

【符号の説明】[Explanation of symbols]

1 配線情報記憶手段 2 配線状態表示手段 3 配線長算出手段 4 許容配線長計算手段 5 配線長余裕度表示手段 6 配線経路修正手段 7 制御手段 21,22,23,31,33 配線経路 1 Wiring Information Storage Means 2 Wiring Status Display Means 3 Wiring Length Calculation Means 4 Allowable Wiring Length Calculation Means 5 Wiring Length Margin Display Means 6 Wiring Path Correction Means 7 Control Means 21, 22, 23, 31, 33 Wiring Paths

Claims (1)

【特許請求の範囲】 【請求項1】 LSIおよびプリント基板を含む配線の
レイアウト設計の会話型配線修正方式において、前記配
線に関する情報を記憶する配線情報記憶手段と、前記配
線の状態を表示する配線状態表示手段と、前記配線の経
路を修正する配線経路修正手段と、指定された任意の配
線の現在の配線長を算出する配線長算出手段と、前記指
定された任意の配線が遅延時間条件を満たすために許容
される配線長である許容配線長を計算する許容配線長計
算手段と、求められた前記現在の配線長と前記許容配線
長とから前記現在の配線長の余裕度を計算し表示する配
線長余裕度表示手段と、前記各手段を制御する制御手段
とを有することを特徴とする会話型配線修正方式。
Claim: What is claimed is: 1. In a conversational wiring correction method for a layout design of wiring including an LSI and a printed circuit board, wiring information storage means for storing information about the wiring, and wiring for displaying a state of the wiring. Status display means, wiring route correction means for correcting the wiring route, wiring length calculation means for calculating the current wiring length of a designated arbitrary wiring, and the designated arbitrary wiring sets a delay time condition. Allowable wiring length calculating means for calculating an allowable wiring length which is an allowable wiring length for satisfying, and calculating and displaying a margin of the current wiring length from the obtained current wiring length and the obtained allowable wiring length. An interactive wiring correction system characterized by comprising: a wiring length allowance display means for controlling and a control means for controlling the respective means.
JP3178644A 1991-07-19 1991-07-19 Interactive wiring correction system Pending JPH0528225A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP3178644A JPH0528225A (en) 1991-07-19 1991-07-19 Interactive wiring correction system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP3178644A JPH0528225A (en) 1991-07-19 1991-07-19 Interactive wiring correction system

Publications (1)

Publication Number Publication Date
JPH0528225A true JPH0528225A (en) 1993-02-05

Family

ID=16052070

Family Applications (1)

Application Number Title Priority Date Filing Date
JP3178644A Pending JPH0528225A (en) 1991-07-19 1991-07-19 Interactive wiring correction system

Country Status (1)

Country Link
JP (1) JPH0528225A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH06266803A (en) * 1993-03-15 1994-09-22 Nec Corp Device for calculating and displaying wiring changing margin

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH06266803A (en) * 1993-03-15 1994-09-22 Nec Corp Device for calculating and displaying wiring changing margin

Similar Documents

Publication Publication Date Title
US5438574A (en) Program debugging device and process
JPH04120666A (en) Automatic wiring method
JPH0528225A (en) Interactive wiring correction system
JP2005038253A (en) Test method, test system, and program
JP2536398B2 (en) How to fix printed wiring pattern corner
CN113239650B (en) Report generation method and device and electronic equipment
JPH05159022A (en) Arrangement correcting system by interactive system
JPH03262144A (en) Wiring system of semiconductor integrated circuit
JP2701554B2 (en) Printed circuit board automatic wiring device
JP2008217227A (en) Clearance check control device in printed board design cad and its method
JPS63281442A (en) Adjustment system of voltage drop of wiring pattern
JPH04151772A (en) Interactive automatic wiring system
JP2000311185A (en) Change history storage method for cad device
JPH10247107A (en) Shortening method for sequence processing time
JP2001331541A (en) Device and method for wiring connection confirmation and recording medium with entered program thereof recorded thereon
JP2001331544A (en) Method and device for simulation
JP2002134615A (en) System for designing semiconductor integrated circuit
JPH04322373A (en) Interactive wiring system
JP2000340661A (en) Method and device for arranging and wiring lsi
JP2006278785A (en) Delay control method and wiring delay control cell library
JPH04157572A (en) Correction system for interactive arrangement
JPH0421073A (en) Wiring route correcting method
JPH04239747A (en) Designing method for wiring of integrated circuit
JPH11251796A (en) Method and apparatus for mounting component
JPH0512893A (en) Semiconductor integrated circuit