JPH0516603B2 - - Google Patents

Info

Publication number
JPH0516603B2
JPH0516603B2 JP58217722A JP21772283A JPH0516603B2 JP H0516603 B2 JPH0516603 B2 JP H0516603B2 JP 58217722 A JP58217722 A JP 58217722A JP 21772283 A JP21772283 A JP 21772283A JP H0516603 B2 JPH0516603 B2 JP H0516603B2
Authority
JP
Japan
Prior art keywords
register
timing
data
circuit
clock
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP58217722A
Other languages
English (en)
Japanese (ja)
Other versions
JPS60110026A (ja
Inventor
Yoshimune Hagiwara
Hideo Nakamura
Katsuaki Takagi
Yoshiki Noguchi
Tadahiko Nishimukai
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Ltd
Original Assignee
Hitachi Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Ltd filed Critical Hitachi Ltd
Priority to JP58217722A priority Critical patent/JPS60110026A/ja
Publication of JPS60110026A publication Critical patent/JPS60110026A/ja
Publication of JPH0516603B2 publication Critical patent/JPH0516603B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
    • H03K5/156—Arrangements in which a continuous pulse train is transformed into a train having a desired pattern
    • H03K5/1565—Arrangements in which a continuous pulse train is transformed into a train having a desired pattern the output pulses having a constant duty cycle

Landscapes

  • Physics & Mathematics (AREA)
  • Nonlinear Science (AREA)
JP58217722A 1983-11-21 1983-11-21 論理回路 Granted JPS60110026A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP58217722A JPS60110026A (ja) 1983-11-21 1983-11-21 論理回路

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP58217722A JPS60110026A (ja) 1983-11-21 1983-11-21 論理回路

Publications (2)

Publication Number Publication Date
JPS60110026A JPS60110026A (ja) 1985-06-15
JPH0516603B2 true JPH0516603B2 (enrdf_load_html_response) 1993-03-04

Family

ID=16708709

Family Applications (1)

Application Number Title Priority Date Filing Date
JP58217722A Granted JPS60110026A (ja) 1983-11-21 1983-11-21 論理回路

Country Status (1)

Country Link
JP (1) JPS60110026A (enrdf_load_html_response)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1009399B (zh) * 1987-06-02 1990-08-29 德国Itt工业股份公司 中央处理器

Also Published As

Publication number Publication date
JPS60110026A (ja) 1985-06-15

Similar Documents

Publication Publication Date Title
US4645944A (en) MOS register for selecting among various data inputs
US7061823B2 (en) Limited output address register technique providing selectively variable write latency in DDR2 (double data rate two) integrated circuit memory devices
US6128248A (en) Semiconductor memory device including a clocking circuit for controlling the read circuit operation
US5124572A (en) VLSI clocking system using both overlapping and non-overlapping clocks
US6201415B1 (en) Latched time borrowing domino circuit
US5978311A (en) Memory with combined synchronous burst and bus efficient functionality
US5306962A (en) Qualified non-overlapping clock generator to provide control lines with non-overlapping clock timing
JP2003501935A (ja) 四相クロック構成用シングルレール・ドミノロジック
JP2546228B2 (ja) 選択回路
US5522048A (en) Low-power area-efficient and robust asynchronous-to-synchronous interface
US5504441A (en) Two-phase overlapping clocking technique for digital dynamic circuits
JP3272754B2 (ja) タイミングシステム
JPH0550775B2 (enrdf_load_html_response)
EP0080902A2 (en) Semiconductor memory device
EP0442116A2 (en) Pipeline method and apparatus
JPH0516603B2 (enrdf_load_html_response)
US6066964A (en) Dynamic bus
US7380153B2 (en) Micropipeline stage controller and control scheme
US5572714A (en) Integrated circuit for pipeline data processing
US4244028A (en) Digital microprocessor having a time-shared adder
JPH0561715B2 (enrdf_load_html_response)
JPH0828834B2 (ja) 信号処理装置
JP2668215B2 (ja) マイクロコンピユータ
JP3216880B2 (ja) Ｄラッチ回路
US6038177A (en) Data pipeline interrupt scheme for preventing data disturbances