JPH05164822A - Testing method for packaged circuit device - Google Patents

Testing method for packaged circuit device

Info

Publication number
JPH05164822A
JPH05164822A JP3331074A JP33107491A JPH05164822A JP H05164822 A JPH05164822 A JP H05164822A JP 3331074 A JP3331074 A JP 3331074A JP 33107491 A JP33107491 A JP 33107491A JP H05164822 A JPH05164822 A JP H05164822A
Authority
JP
Japan
Prior art keywords
probes
mounting
circuit device
inspection
leads
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP3331074A
Other languages
Japanese (ja)
Inventor
Masato Morimoto
正人 森本
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Toshiba Corp
Original Assignee
Toshiba Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Toshiba Corp filed Critical Toshiba Corp
Priority to JP3331074A priority Critical patent/JPH05164822A/en
Publication of JPH05164822A publication Critical patent/JPH05164822A/en
Pending legal-status Critical Current

Links

Landscapes

  • Tests Of Electronic Circuits (AREA)

Abstract

PURPOSE:To carry out tests for malpackaging or solder-bridge or the like of surface packaged parts on a two-sided packaged circuit board efficiently in a short time, and to suppress cost or time required for development and manufacture of testing jigs. CONSTITUTION:Test probes 12, 13 arranged in both upper and lower sides of a two-sided packaged circuit board 9 to be tested respectively are scanned and transfered horizontally according to a preset program corresponding to wiring patterns on both sides of the circuit board 9. After transfering test probes 12, 13 just above or below a specified test position successively in a pre- programed order, a cylinder 14 is operated so as to contact tips of the probes 12, 13 to leads or the like of surface packaged parts 8 to detect continuity or the like between leads.

Description

【発明の詳細な説明】Detailed Description of the Invention

【0001】[0001]

【産業上の利用分野】本発明は、プリント配線基板上に
所要の電子部品を搭載・実装して成る実装回路装置につ
いて、その内部回路や実装状態を検査する(インサーキ
ットテスト)方法に関する。
BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a method for inspecting an internal circuit and a mounting state (in-circuit test) of a mounted circuit device in which required electronic parts are mounted and mounted on a printed wiring board.

【0002】[0002]

【従来の技術】一般に、プリント配線基板上に所要の電
子部品を搭載・実装して成る実装回路装置について、前
記実装された電子部品の、誤装着やハンダブリッジの有
無など、電子部品の実装状態を検査する手段として、
(1) アクリル樹脂などの板に、被検査基板との接触用に
(所定の位置に接触させるため)複数本のピンを設けた
ピン治具タイプの装置と、(2) 被検査基板の片面側に配
置された接触用プローブ(3本以上)を、NCにより駆
動制御するフィクスチャレスタイプの装置と、(3)接触
用プローブを組み込んだ型に被検査基板を載せ、その周
りの空気を吸引機構により真空吸引することにより、プ
ローブを接触させるように構成されたフィクスチャレス
タイプの装置などが使用されている。
2. Description of the Related Art Generally, regarding a mounting circuit device in which required electronic components are mounted and mounted on a printed wiring board, the mounting state of the electronic components such as erroneous mounting of the mounted electronic components and presence or absence of solder bridge As a means to inspect
(1) A pin jig type device in which a plate such as acrylic resin is provided with a plurality of pins for contacting the board to be inspected (to bring it into contact with a predetermined position), and (2) One side of the board to be inspected Fixture-less type device that drives and controls the contact probes (3 or more) placed on the side by (3) Place the substrate to be inspected on the mold that incorporates the contact probe and let the air around it. A fixtureless type device or the like configured to bring a probe into contact by vacuum suction using a suction mechanism is used.

【0003】ところで近年、機器の軽薄短小化や高機能
化の要請に応じて、プリント配線基板への電子部品の実
装手段も、リードスルー実装方式から面実装方式へと移
り変わり、またこの面実装方式も片面実装から両面実装
へと変わりつつある。そして両面実装回路装置におい
て、実装された電子部品の内部回路や実装状態を検査す
るインサーキットテストを実施する場合、前記(1) のピ
ン治具タイプの装置、あるいは(2) 、(3) のフィクスチ
ャレスタイプの装置によって、配線基板の片面ずつ計2
回検査する方法が採られている。
By the way, in recent years, in response to the demand for lighter, thinner, shorter and smaller devices and higher functionality, the means for mounting electronic components on a printed wiring board has also changed from a lead-through mounting method to a surface mounting method, and this surface mounting method has also been adopted. Is also changing from single-sided mounting to double-sided mounting. When performing an in-circuit test to inspect the internal circuit and mounting state of the mounted electronic components in a double-sided mounting circuit device, the pin jig type device of (1) above or (2) and (3) The fixtureless type device allows a total of 2 on each side of the wiring board.
The method of conducting the inspection once is adopted.

【0004】しかし、前記片面ずつの検査方法では、効
率が悪く検出率が低いため、図5に斜視的に示すごと
く、被検査基板1を上下両面(両主面)側から一対のピ
ン治具2、3でそれぞれ挟み込み、両面に実装された面
実装部品4の所定のリードにピン5を接触させ、導通な
どを検査している。また、図6に同じく斜視的に示すよ
うに、被検査基板1を上下両面(両主面)側から複数本
のテストプローブ6が組み込まれた真空型7で挟み込
み、被検査基板1の周りを真空にして、テストプローブ
6を被検査基板1上の面実装部品4に接触させて検査し
ている。
However, since the above-mentioned one-sided inspection method is inefficient and the detection rate is low, as shown in a perspective view in FIG. 5, the inspected substrate 1 is provided with a pair of pin jigs from the upper and lower surfaces (both main surfaces). The pins 5 are sandwiched between the two and three, and the pins 5 are brought into contact with predetermined leads of the surface mount component 4 mounted on both sides to inspect the continuity and the like. Further, as also shown in a perspective view in FIG. 6, the substrate 1 to be inspected is sandwiched between the upper and lower surfaces (both main surfaces) by a vacuum mold 7 in which a plurality of test probes 6 are incorporated to surround the substrate 1 to be inspected. A vacuum is applied to bring the test probe 6 into contact with the surface-mounted component 4 on the inspected substrate 1 for inspection.

【0005】[0005]

【発明が解決しようとする課題】しかしながら、このよ
うな検査方法においては、以下に示すような問題があっ
た。すなわち、図5に図示する実施状態で行う場合は、
被検査基板1の上下両面用に2種類のピン治具2、3が
必要なため、費用がかかるばかりでなく、上下のピン治
具2、3の位置出しに精度を必要とするため、治具取り
付け装置が大掛かりになる。しかも、ピン治具2、3に
は多数のピンが植設されているため、ピン治具2、3の
設計・製作に長い期間を要するという問題があった。
However, such an inspection method has the following problems. That is, when performing in the implementation state shown in FIG.
Since two types of pin jigs 2 and 3 are required for the upper and lower surfaces of the board 1 to be inspected, not only is it costly, but also the positioning of the upper and lower pin jigs 2 and 3 requires accuracy, which results in a cure. The fixture mounting device becomes large-scale. Moreover, since a large number of pins are planted in the pin jigs 2 and 3, there is a problem that it takes a long period of time to design and manufacture the pin jigs 2 and 3.

【0006】また、図6に図示する実施状態で行う場合
は、真空型7などの装置が高価であるばかりでなく、空
気が漏れるとテストプローブ6の接触が悪くなるため、
メンテナンスに手間と時間がかかり、ときには検査精度
が劣るという問題があった。本発明はこれらの問題を解
決するためになされたもので、容易に、かつ短時間に両
面実装基板のインサーキットテストを行うことができる
実装回路装置の検査方法の提供を目的とする。
Further, in the case of carrying out the embodiment shown in FIG. 6, not only the apparatus such as the vacuum mold 7 is expensive, but also the contact of the test probe 6 is deteriorated when the air leaks.
There is a problem that maintenance takes time and labor, and sometimes the inspection accuracy is poor. The present invention has been made to solve these problems, and an object of the present invention is to provide a method for inspecting a mounted circuit device, which enables an in-circuit test of a double-sided mounting board easily and in a short time.

【0007】[0007]

【課題を解決するための手段】本発明に係る実装回路装
置の検査方法は、所定の配線パターンが設けられたプリ
ント配線基板上に所要の電子部品を搭載・実装して成る
実装回路装置の検査方法において、前記配線基板の両主
面側にそれぞれ複数本の検査用プローブを配置し、これ
らのプローブを前記配線パターンに応じて予め設定され
たプログラムに従ってそれぞれ走査移動させ、前記電子
部品の所定のリードないし配線パターンに接触させて、
それらの間の導通を検知することを特徴とする。
A method of inspecting a mounted circuit device according to the present invention is an inspection of a mounted circuit device in which required electronic parts are mounted and mounted on a printed wiring board provided with a predetermined wiring pattern. In the method, a plurality of inspection probes are arranged on both main surface sides of the wiring board, and these probes are respectively moved by scanning according to a program preset according to the wiring pattern, and a predetermined amount of the electronic component is set. Touch the lead or wiring pattern,
It is characterized by detecting conduction between them.

【0008】[0008]

【作用】本発明に係る検査方法によれば、検査すべき実
装回路装置基板の上下両面側にそれぞれ複数本の検査用
プローブが配置されており、これらの検査用プローブ
は、基板の両面に形成された配線パターンに応じて予め
設定されたプログラムに従って、それぞれ走査され所定
の位置まで移動する。そして、所定のプローブを、電子
部品の所定のリードないし配線パターンに接触させるこ
とにより、リード間などの導通が容易に、かつ確実に検
知される。かくして、本発明の方法によれば、プリント
配線基板の両面に実装された電子部品の誤装着、ハンダ
ブリッジなどの実装状態を効率的に検査することができ
る。
According to the inspection method of the present invention, a plurality of inspection probes are arranged on both upper and lower sides of the mounting circuit device substrate to be inspected, and these inspection probes are formed on both sides of the substrate. According to a preset program corresponding to the wiring pattern thus set, each is scanned and moved to a predetermined position. Then, by bringing a predetermined probe into contact with a predetermined lead or wiring pattern of the electronic component, conduction between the leads can be easily and surely detected. Thus, according to the method of the present invention, it is possible to efficiently inspect mounting states such as erroneous mounting of electronic components mounted on both surfaces of the printed wiring board and solder bridges.

【0009】[0009]

【実施例】以下図1〜図4を参照して本発明の実施例を
説明する。
Embodiments of the present invention will be described below with reference to FIGS.

【0010】先ず、図1に実施状態を模式的に示すよう
に、プリント配線基板両面の所定の位置に、それぞれI
Cパッケージのような面実装部品8が搭載・実装されて
成る両面実装基板9を、検査部10に導入し、レバー11に
より固定する。次いで、図2に同じく実施状態を模式的
に示すごとく、上下両側にそれぞれ配置された複数本の
テストプローブ12、13を、実装回路装置を成す基板9両
面の配線パターンに対応するように、予め設定されたプ
ログラムにしたがって、水平方向に走査移動させる。こ
うして各テストプローブ12、13を、予めプログラムされ
た順に所定の検査位置の直上または直下へ移動させた
後、シリンダ14を作動させてテストプローブ12、13の先
端を面実装部品8のリードに当接させ、リード間の導通
などを検知する。
First, as schematically shown in FIG. 1 as an implementation state, I are respectively placed at predetermined positions on both surfaces of the printed wiring board.
A double-sided mounting board 9 on which a surface-mounting component 8 such as a C package is mounted and mounted is introduced into an inspection unit 10 and fixed by a lever 11. Next, as also schematically shown in FIG. 2 in the implementation state, a plurality of test probes 12 and 13 respectively arranged on the upper and lower sides are preliminarily arranged so as to correspond to the wiring patterns on both surfaces of the substrate 9 forming the mounting circuit device. According to the set program, the scanning is moved in the horizontal direction. In this way, the test probes 12 and 13 are moved to a position directly above or below a predetermined inspection position in a pre-programmed order, and then the cylinder 14 is operated to bring the tips of the test probes 12 and 13 into contact with the leads of the surface mount component 8. Contact them to detect conduction between leads.

【0011】しかして、前記リード間の導通などの検査
は、次のようになされる。すなわち、被検査基板の上下
両側にそれぞれ配置されたテストプローブ12、13のセッ
トは、それぞれプラス(+)電極用プローブ 12a、13a
、マイナス(−)電極用プローブ12b 、13b 、ガード
電極用プローブ 12c、13c の3種類で構成され、これら
のプローブの走査順と移動位置をプログラムにより自由
に設定することができるように構成されている。そし
て、プリント配線基板上に実装された面実装部品8の検
査は、通常、部品の両端の電極またはリードに対して、
+電極用プローブ12a と−電極用プローブ12b をそれぞ
れ接触させることにより行われる。またこのとき、外部
回路の回り込みがある場合には、次のようにして確実に
検査することができる。すなわち、図3に斜視的に示す
ように、ガード電極用プローブ12c を適当な配線パター
ンまたは部品のリードなどに接触させることによって、
外部回路を排除することが必要であるが、前記部品のリ
ードなどが部品搭載面にない場合にも、反対面(半田
面)側に配置されたテストプローブ13の1本をガード電
極用プローブ13c に指定して接触させることにより、確
実に検査を行うことができる。 さらに、図4に斜視的
に示すように、プリント配線基板面に搭載・実装された
面実装部品8のリードと、反対側の半田面に搭載・実装
された部品のリードとの間の導通を検査する場合も、被
検査基板の上下両側にそれぞれテストプローブが配置さ
れているので、これらのテストプローブを適当に指定し
て各電極用プローブとして使用することにより、容易に
検査を行うことができる。
Therefore, the inspection of the continuity between the leads is performed as follows. That is, the set of the test probes 12 and 13 arranged on the upper and lower sides of the substrate to be inspected are respectively the plus (+) electrode probes 12a and 13a.
, Minus (-) electrode probes 12b and 13b, and guard electrode probes 12c and 13c. The scanning order and movement position of these probes can be freely set by a program. There is. Then, the inspection of the surface mount component 8 mounted on the printed wiring board is normally performed on the electrodes or leads at both ends of the component.
This is performed by bringing the + electrode probe 12a and the − electrode probe 12b into contact with each other. Further, at this time, if there is a wraparound of the external circuit, it is possible to surely inspect as follows. That is, as shown in a perspective view in FIG. 3, by contacting the guard electrode probe 12c with an appropriate wiring pattern or a lead of a component,
Although it is necessary to eliminate the external circuit, even when the lead of the component is not on the component mounting surface, one of the test probes 13 arranged on the opposite surface (solder surface) side is connected to the guard electrode probe 13c. It is possible to reliably perform the inspection by designating and contacting. Further, as shown in a perspective view in FIG. 4, conduction between the leads of the surface mount component 8 mounted / mounted on the surface of the printed wiring board and the leads of the component mounted / mounted on the opposite solder surface is maintained. Even when inspecting, the test probes are arranged on the upper and lower sides of the substrate to be inspected. Therefore, by appropriately designating these test probes and using them as the probe for each electrode, the inspection can be easily performed. ..

【0012】[0012]

【発明の効果】以上説明したように、本発明の検査方法
によれば、両面実装基板における表面実装部品の誤装着
やハンダブリッジなどのインサーキットテストを、短時
間で効率よく行うことができる。また、ピン治具などが
不要になるため、検査治具の開発、製作に要する費用や
時間を大幅に抑えることができる。さらに、検査すべき
製品機種の切り替えに対しては、検査用プローブを走査
移動させるプログラムを切り替えるだけで対応すること
ができ、段取り期間を短縮することができるうえに、多
機種少量生産方式に充分に対応することができる。
As described above, according to the inspection method of the present invention, an in-circuit test such as erroneous mounting of surface-mounted components on a double-sided mounting board or a solder bridge can be efficiently performed in a short time. Further, since a pin jig or the like is unnecessary, it is possible to significantly reduce the cost and time required for the development and production of the inspection jig. Furthermore, switching of the product model to be inspected can be handled simply by switching the program that scans and moves the inspection probe, which shortens the setup period and is sufficient for a multi-model small-volume production system. Can correspond to.

【図面の簡単な説明】[Brief description of drawings]

【図1】本発明に係る実装回路装置の検査方法の実施態
様を模式的に示す斜視図。
FIG. 1 is a perspective view schematically showing an embodiment of a mounting circuit device inspection method according to the present invention.

【図2】本発明に係る実装回路装置の検査方法の実施態
様を模式的に示す斜視図。
FIG. 2 is a perspective view schematically showing an embodiment of a mounting circuit device inspection method according to the present invention.

【図3】本発明に係る実装回路装置の検査方法の他の実
施態様を示す斜視図。
FIG. 3 is a perspective view showing another embodiment of the mounting circuit device inspection method according to the present invention.

【図4】本発明に係る実装回路装置の検査方法のさらに
他の実施態様を示す斜視図。
FIG. 4 is a perspective view showing still another embodiment of the mounting circuit device inspection method according to the present invention.

【図5】従来のピン治具方式の検査方法の実施態様を模
式的に示す斜視図。
FIG. 5 is a perspective view schematically showing an embodiment of a conventional pin jig type inspection method.

【図6】従来の真空吸引方式の検査方法の実施態様を模
式的に示す斜視図。
FIG. 6 is a perspective view schematically showing an embodiment of a conventional vacuum suction type inspection method.

【符号の説明】[Explanation of symbols]

1…被検査基板 2、3…ピン治具 4、8…面実
装部品 6、12、13 …テストプローブ 7…真空
型 9…両面実装基板 14…シリンダ
1 ... Inspected board 2, 3 ... Pin jig 4, 8 ... Surface mount component 6, 12, 13 ... Test probe 7 ... Vacuum type 9 ... Double-sided board 14 ... Cylinder

Claims (1)

【特許請求の範囲】[Claims] 【請求項1】 所定の配線パターンが設けられたプリン
ト配線基板上に所要の電子部品を搭載・実装して成る実
装回路装置の検査方法において、 前記配線基板の両主面側にそれぞれ複数本の検査用プロ
ーブを配置し、これらのプローブを前記配線パターンに
応じて予め設定されたプログラムに従ってそれぞれ走査
移動させ、前記電子部品の所定のリードないし配線パタ
ーンに接触させて、それらの間の導通を検知することを
特徴とする実装回路装置の検査方法。
1. A method for inspecting a mounted circuit device, comprising mounting and mounting required electronic components on a printed wiring board having a predetermined wiring pattern, wherein a plurality of wiring boards are provided on both main surface sides of the wiring board. An inspection probe is arranged, these probes are moved by scanning according to a preset program according to the wiring pattern, and they are brought into contact with a predetermined lead or wiring pattern of the electronic component to detect conduction between them. A method for inspecting a mounted circuit device, comprising:
JP3331074A 1991-12-16 1991-12-16 Testing method for packaged circuit device Pending JPH05164822A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP3331074A JPH05164822A (en) 1991-12-16 1991-12-16 Testing method for packaged circuit device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP3331074A JPH05164822A (en) 1991-12-16 1991-12-16 Testing method for packaged circuit device

Publications (1)

Publication Number Publication Date
JPH05164822A true JPH05164822A (en) 1993-06-29

Family

ID=18239563

Family Applications (1)

Application Number Title Priority Date Filing Date
JP3331074A Pending JPH05164822A (en) 1991-12-16 1991-12-16 Testing method for packaged circuit device

Country Status (1)

Country Link
JP (1) JPH05164822A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH07151834A (en) * 1993-09-15 1995-06-16 Hewlett Packard Co <Hp> Inspection system for electronic assembly using robot-type positioning of probe

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH07151834A (en) * 1993-09-15 1995-06-16 Hewlett Packard Co <Hp> Inspection system for electronic assembly using robot-type positioning of probe

Similar Documents

Publication Publication Date Title
WO2010053203A1 (en) Electrical inspecting apparatus
KR20080067110A (en) Pcb tester which having devided fixtures in order to move individually
JP2001124824A (en) Fast test device for bare chip lsi mounting board
KR100320075B1 (en) Test equipment
JPH05164822A (en) Testing method for packaged circuit device
JP2010175489A (en) Circuit board inspecting apparatus and circuit board inspecting method
JPH0425775A (en) Method and device for inspecting wiring board
JPH01242972A (en) Inspecting device for short circuit and disconnection of pattern
KR20050067759A (en) A semiconductor test device
JP3076424B2 (en) Circuit board inspection method, inspection board, and circuit board inspection device
JPS6122268A (en) Inspecting machine for printed circuit board
JPH09159713A (en) Bridge or disconnection detecting method with pin board system board inspection equipment and pin board
JP2548703Y2 (en) Circuit board inspection equipment
JPH0421104Y2 (en)
JPH04355378A (en) Confirmation of contact probe
JPS6262254A (en) Printed circuit board inspector
JPH0815361A (en) Inspection method for printed wiring board
JPH10173014A (en) Apparatus and method for testing solid state imaging device
JPH0359448A (en) Through hole mask device for light leak inspecting method
JP2717884B2 (en) Semiconductor wafer measurement method
JPH02295194A (en) Pattern short inspection jig
JPH02136759A (en) Inspecting device for wiring of printed board
JPH03229169A (en) Electrical inspection of printed circuit board
JPH022901A (en) Mechanism for inspecting length of terminal pin of wiring board
JPH01182763A (en) Checking of continuity for substrate having circuit

Legal Events

Date Code Title Description
A02 Decision of refusal

Free format text: JAPANESE INTERMEDIATE CODE: A02

Effective date: 20011016