JPH05161346A - Dc-dc converter - Google Patents

Dc-dc converter

Info

Publication number
JPH05161346A
JPH05161346A JP34025291A JP34025291A JPH05161346A JP H05161346 A JPH05161346 A JP H05161346A JP 34025291 A JP34025291 A JP 34025291A JP 34025291 A JP34025291 A JP 34025291A JP H05161346 A JPH05161346 A JP H05161346A
Authority
JP
Japan
Prior art keywords
voltage
capacitor
output
terminal
output terminal
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP34025291A
Other languages
Japanese (ja)
Inventor
Masaru Komuro
賢 小室
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp filed Critical NEC Corp
Priority to JP34025291A priority Critical patent/JPH05161346A/en
Publication of JPH05161346A publication Critical patent/JPH05161346A/en
Pending legal-status Critical Current

Links

Abstract

PURPOSE:To equalize the capacities of the both output terminals even in the case that load is added to the first and the second output terminals. CONSTITUTION:Capacitors C2 and C3 are selectively charged to input power source VCC and earth potential, and then the connection of the capacitors C2 and C3 is changed by switches S1-S8 in response to an external control signal, and positive and negative output voltage occurs in output terminals VDD and VSS. Since the capacitors C2 and C3 are charged independently, the capacities of changing the output voltages become equal.

Description

【発明の詳細な説明】Detailed Description of the Invention

【0001】[0001]

【産業上の利用分野】本発明は入力電圧に対し、2倍電
圧及び(−2)倍電圧を出力するチャージポンプ式DC
−DCコンバータに関し、特に出力電圧の発生方法に関
する。
BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a charge pump type DC which outputs a double voltage and (-2) times the input voltage.
-DC converter, and more particularly, to a method of generating an output voltage.

【0002】[0002]

【従来の技術】従来のチャージポンプ式でーC−DCコ
ンバータの構成を図4に、動作を図5にそれぞれ示す。
従来のDC−DCコンバータはコンデンサC5〜C8と
スイッチS9〜S16で構成されており、外部コントロ
ール信号によりスイッチS9〜S16が図5の(a)→
(b)→(c)を繰り返すように設定されている。
(a)の状態では、コンデンサC6が入力電圧VCCに充
電され、(b)の状態になると、コンデンサC6はVDD
端子−VCC間に、コンデンサC7がVDD端子−GND間
に接続される。この時VDD端子には、VCCの2倍の電位
が発生し、VDD端子の電位がコンデンサC5によって保
持され、コンデンサC7はVCCの2倍の電位で充電され
る。(c)の状態になると、コンデンサC7がGND−
VSS端子に接続され、VSS端子には(−2)×VCCの電
位が発生し、コンデンサC8によりVSS端子の電位が保
持される。
2. Description of the Related Art A conventional charge pump type C-DC converter is shown in FIG. 4 and its operation is shown in FIG.
The conventional DC-DC converter is composed of capacitors C5 to C8 and switches S9 to S16, and the switches S9 to S16 are switched from (a) of FIG.
It is set to repeat (b) → (c).
In the state of (a), the capacitor C6 is charged to the input voltage Vcc, and in the state of (b), the capacitor C6 is charged to VDD.
A capacitor C7 is connected between the terminal and VCC and between the VDD terminal and GND. At this time, a potential twice as high as VCC is generated at the VDD terminal, the potential at the VDD terminal is held by the capacitor C5, and the capacitor C7 is charged with the potential twice as high as VCC. In the state of (c), the capacitor C7 becomes GND-
It is connected to the VSS terminal, a potential of (−2) × VCC is generated at the VSS terminal, and the potential of the VSS terminal is held by the capacitor C8.

【0003】以上のようにDC−DCコンバータの状態
は(a)→(b)→(c)を繰り返し、VDD端子及びV
SS端子にはそれぞれ2×VCCと、(−2)×VCCの電圧
が発生する。
As described above, the state of the DC-DC converter repeats (a) → (b) → (c), and the VDD terminal and V
Voltages of 2 × Vcc and (−2) × Vcc are generated at the SS terminals, respectively.

【0004】[0004]

【発明が解決しようとする課題】以上説明したように、
従来のチャージポンプ式DC−DCコンバータは入力電
源VCCを変換してVDD端子に電位を発生させ、このVDD
端子の電位を更に変換してVSS端子に電位を発生させて
いた。しかしながら、VDD端子及びVSS端子に負荷が加
わったとき、電圧変換効率が落ちるため、VDD端子電圧
が低くなる。そして低くなったVDD端子電圧を低変換効
率でVSS端子に出力するため、VDD端子電圧が1回変換
分だけ下がるのに比べて、VSS端子電圧は2回変換分も
下がってしまうという問題点があった。
As described above,
The conventional charge pump type DC-DC converter converts the input power supply VCC to generate a potential at the VDD terminal.
The potential of the terminal was further converted to generate the potential on the VSS terminal. However, when a load is applied to the VDD terminal and the VSS terminal, the voltage conversion efficiency drops, and the VDD terminal voltage becomes low. And, since the lowered VDD pin voltage is output to the VSS pin with low conversion efficiency, the VSS pin voltage is lowered by two conversions as compared with the VDD pin voltage is lowered by one conversion. there were.

【0005】[0005]

【課題を解決するための手段】本願第1発明の要旨は、
入力電圧を整数倍した第1出力電圧を第1出力端子に、
該第1出力電圧の反転値である第2出力電圧を第2出力
端子にそれぞれ発生させるチャージポンプ回路を含むD
C−DCコンバータにおいて、第1コンデンサと第2コ
ンデンサに入力電圧と接地電圧をそれぞれ供給し、第1
コンデンサを第2コンデンサで電圧変換して第1出力電
圧を第1出力端子に発生させ、第1コンデンサを第1出
力端子から切り離して接地電圧を供給し第1コンデンサ
で第2コンデンサを電圧変換して第2出力端子に第2出
力電圧を発生させるスイッチ網を有することである。
The gist of the first invention of the present application is as follows.
The first output voltage that is an integer multiple of the input voltage is output to the first output terminal.
D including a charge pump circuit for respectively generating a second output voltage, which is an inverted value of the first output voltage, at a second output terminal
In a C-DC converter, an input voltage and a ground voltage are supplied to a first capacitor and a second capacitor, respectively,
The second capacitor converts the voltage of the second capacitor to generate the first output voltage at the first output terminal, the first capacitor is disconnected from the first output terminal to supply the ground voltage, and the first capacitor converts the voltage of the second capacitor. And a switch network for generating a second output voltage at the second output terminal.

【0006】本願第2発明の要旨は、入力電圧を整数倍
した第1出力電圧を第1出力端子に、該第1出力電圧の
反転値である第2出力電圧を第2出力端子にそれぞれ発
生させるチャージポンプ回路を含むDC−DCコンバー
タにおいて、第1コンデンサの両電極に入力電圧と接地
電圧をそれぞれ供給し、第1コンデンサの接地電圧側電
極に入力電圧を供給して電圧変換し第1出力端子に第1
出力電圧を発生し、第2コンデンサの両電極に入力電圧
と接地電圧をそれぞれ供給し、第2コンデンサの入力電
圧側電極に接地電圧を供給して電圧変換し第2出力端子
に第2出力電圧を発生させるスイッチ網を有することで
ある。
The gist of the second invention of the present application is that a first output voltage obtained by multiplying an input voltage by an integer is generated at a first output terminal, and a second output voltage that is an inverted value of the first output voltage is generated at a second output terminal. A DC-DC converter including a charge pump circuit for supplying an input voltage and a ground voltage to both electrodes of a first capacitor respectively, and supplying an input voltage to a ground voltage side electrode of the first capacitor for voltage conversion and a first output First on the terminal
Generates an output voltage, supplies the input voltage and ground voltage to both electrodes of the second capacitor, supplies the ground voltage to the input voltage side electrode of the second capacitor, converts the voltage, and outputs the second output voltage to the second output terminal. Is to have a switch network for generating.

【0007】[0007]

【実施例】次に本発明の実施例について図面を参照して
説明する。図1は本発明の第1実施例を示す回路図であ
り、図2はその動作を示している。
Embodiments of the present invention will now be described with reference to the drawings. FIG. 1 is a circuit diagram showing a first embodiment of the present invention, and FIG. 2 shows its operation.

【0008】第1実施例はコンデンサC1〜C4とスイ
ッチS1〜S8で構成されており、DC電源としてVCC
を使用している。外部コントロール信号は、スイッチS
1〜S8が状態(a)→(b)→(a)→(c)を繰り
返すように供給される。(a)の状態においては、コン
デンサC2とコンデンサC3がVCCの電位に充電され
る。(b)の状態においては、コンデンサC2とコンデ
ンサC3がVDD端子−GND間に直列に接続され、VDD
端子に2×VCCの電位が発生し、VDD端子の電位がコン
デンサC1によって保持される。次に(a)の状態にも
どると、再びコンデンサC2とコンデンサC3が充電さ
れ、(c)の状態においてコンデンサC2とコンデンサ
C3がGND−VSS端子間で直列に接続され、VSS端子
に−2×VCCの電位が発生し、VSS端子の電位がコンデ
ンサC4によって保持される。
The first embodiment comprises capacitors C1 to C4 and switches S1 to S8.
Are using. External control signal is switch S
1 to S8 are supplied so as to repeat the states (a) → (b) → (a) → (c). In the state (a), the capacitors C2 and C3 are charged to the potential of Vcc. In the state of (b), the capacitor C2 and the capacitor C3 are connected in series between the VDD terminal and GND, and
A potential of 2 × VCC is generated at the terminal, and the potential of the VDD terminal is held by the capacitor C1. Next, when returning to the state of (a), the capacitors C2 and C3 are charged again, and in the state of (c), the capacitors C2 and C3 are connected in series between the GND and VSS terminals, and the VSS terminal is -2 ×. The potential of Vcc is generated and the potential of the VSS terminal is held by the capacitor C4.

【0009】以上のように本実施例は状態を(a)→
(b)→(a)→(c)と繰り返すことにより、VDD端
子とVSS端子には、同能力の電位が発生する。したがっ
て、負荷に起因する電圧変換効率が生じても、VDD端子
とVSS端子は同程度の低下となる。
As described above, the present embodiment changes the state from (a) to
By repeating (b) → (a) → (c), potentials having the same ability are generated at the VDD terminal and the VSS terminal. Therefore, even if the voltage conversion efficiency is caused by the load, the VDD terminal and the VSS terminal are reduced to the same extent.

【0010】図3は第2実施例の動作を示している。な
お、回路構成は第1実施例と同様である。第2実施例で
は、状態が(a)→(b)→(c)→(d)を繰り返す
ように外部コントロール信号が設定されている。(a)
の状態では、コンデンサC2のみ充電される。(b)の
状態において、コンデンサC2をVDD端子−VCC間に接
続することにより、VDD端子に2×VCCの電位を発生さ
せる状態(c),(d)は第1実施例の状態(a),
(c)に対応している。
FIG. 3 shows the operation of the second embodiment. The circuit configuration is similar to that of the first embodiment. In the second embodiment, the external control signal is set so that the states repeat (a) → (b) → (c) → (d). (A)
In this state, only the capacitor C2 is charged. In the state (b), by connecting the capacitor C2 between the VDD terminal and VCC, the states (c) and (d) in which a potential of 2 × VCC is generated at the VDD terminal are the states (a) of the first embodiment. ,
It corresponds to (c).

【0011】第2実施例では、コンデンサC3を充電さ
せる回数が第1実施例の1/2になり、回路全体の消費
電流を減らすことができる。上記実施例ではコンデンサ
C2が第1コンデンサとして機能し、コンデンサC3が
第2コンデンサとして機能する。スイッチ網はS1〜S
8で構成される。また、コンデンサC1,C4は第3,
第4コンデンサとして機能する。
In the second embodiment, the number of times the capacitor C3 is charged is half that in the first embodiment, and the current consumption of the entire circuit can be reduced. In the above embodiment, the capacitor C2 functions as the first capacitor and the capacitor C3 functions as the second capacitor. Switch network is S1-S
It is composed of 8. The capacitors C1 and C4 are
Functions as a fourth capacitor.

【0012】[0012]

【発明の効果】以上説明したように本発明は、VDD端子
電圧及びVSS端子電圧の発生方法を共に電源電圧VCCで
充電されたコンデンサから直接変換する構造にしたの
で、VDD端子及びVSS端子に負荷が加わって電圧変換効
率が落ちても、VDD端子及びVSS端子の電圧の低下は等
しく変換1回分の低下だけになるという効果を有する。
As described above, according to the present invention, the method of generating the VDD terminal voltage and the VSS terminal voltage is directly converted from the capacitor charged with the power source voltage VCC, so that the VDD terminal and the VSS terminal are loaded. However, even if the voltage conversion efficiency is lowered due to the above, the voltage drop at the VDD terminal and the VSS terminal is equally reduced, and only one conversion is required.

【図面の簡単な説明】[Brief description of drawings]

【図1】本発明の第1実施例を示す回路図である。FIG. 1 is a circuit diagram showing a first embodiment of the present invention.

【図2】第1実施例の動作を示す状態図である。FIG. 2 is a state diagram showing the operation of the first embodiment.

【図3】第2実施例の動作を示す状態図である。FIG. 3 is a state diagram showing the operation of the second embodiment.

【図4】従来のチャージポンプ式DC−DCコンバータ
を示す回路図である。
FIG. 4 is a circuit diagram showing a conventional charge pump type DC-DC converter.

【図5】従来例の動作を示す。FIG. 5 shows an operation of a conventional example.

【符号の説明】[Explanation of symbols]

S1〜S16 スイッチ C1〜C8 コンデンサ VCC 電源端子 VDD,VSS 出力端子 S1 to S16 switches C1 to C8 capacitors VCC power supply terminals VDD and VSS output terminals

Claims (3)

【特許請求の範囲】[Claims] 【請求項1】 入力電圧を整数倍した第1出力電圧を第
1出力端子に、該第1出力電圧の反転値である第2出力
電圧を第2出力端子にそれぞれ発生させるチャージポン
プ回路を含むDC−DCコンバータにおいて、第1コン
デンサと第2コンデンサに入力電圧と接地電圧をそれぞ
れ供給し、第1コンデンサを第2コンデンサで電圧変換
して第1出力電圧を第1出力端子に発生させ、第1コン
デンサを第1出力端子から切り離して接地電圧を供給し
第1コンデンサで第2コンデンサを電圧変換して第2出
力端子に第2出力電圧を発生させるスイッチ網を有する
ことを特徴とするDC−DCコンバータ。
1. A charge pump circuit for generating a first output voltage, which is an integer multiple of an input voltage, at a first output terminal and a second output voltage, which is an inverted value of the first output voltage, at a second output terminal, respectively. In a DC-DC converter, an input voltage and a ground voltage are supplied to a first capacitor and a second capacitor, respectively, and the first capacitor is voltage-converted by the second capacitor to generate a first output voltage at a first output terminal. DC-characterized by having a switch network for disconnecting one capacitor from the first output terminal to supply a ground voltage and converting the voltage of the second capacitor by the first capacitor to generate the second output voltage at the second output terminal DC converter.
【請求項2】 入力電圧を整数倍した第1出力電圧を第
1出力端子に、該第1出力電圧の反転値である第2出力
電圧を第2出力端子にそれぞれ発生させるチャージポン
プ回路を含むDC−DCコンバータにおいて、第1コン
デンサの両電極に入力電圧と接地電圧をそれぞれ供給
し、第1コンデンサの接地電圧側電極に入力電圧を供給
して電圧変換し第1出力端子に第1出力電圧を発生し、
第2コンデンサの両電極に入力電圧と接地電圧をそれぞ
れ供給し、第2コンデンサの入力電圧側電極に接地電圧
を供給して電圧変換し第2出力端子に第2出力電圧を発
生させるスイッチ網を有するDC−DCコンバータ。
2. A charge pump circuit for generating a first output voltage, which is an integer multiple of the input voltage, at a first output terminal and a second output voltage, which is an inverted value of the first output voltage, at a second output terminal, respectively. In a DC-DC converter, an input voltage and a ground voltage are respectively supplied to both electrodes of a first capacitor, an input voltage is supplied to a ground voltage side electrode of the first capacitor, and voltage conversion is performed to a first output voltage at a first output terminal. Occurs,
A switch network that supplies the input voltage and the ground voltage to both electrodes of the second capacitor, respectively, and supplies the ground voltage to the input voltage side electrode of the second capacitor to convert the voltage to generate the second output voltage at the second output terminal. A DC-DC converter having.
【請求項3】 上記第1出力端子には第1出力電圧を維
持する第3コンデンサが接続されており、第2出力端子
には第2出力電圧を維持する第4コンデンサが接続され
ている請求項1または2記載のDC−DCコンバータ。
3. The third capacitor for maintaining the first output voltage is connected to the first output terminal, and the fourth capacitor for maintaining the second output voltage is connected to the second output terminal. Item 2. The DC-DC converter according to Item 1 or 2.
JP34025291A 1991-11-29 1991-11-29 Dc-dc converter Pending JPH05161346A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP34025291A JPH05161346A (en) 1991-11-29 1991-11-29 Dc-dc converter

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP34025291A JPH05161346A (en) 1991-11-29 1991-11-29 Dc-dc converter

Publications (1)

Publication Number Publication Date
JPH05161346A true JPH05161346A (en) 1993-06-25

Family

ID=18335161

Family Applications (1)

Application Number Title Priority Date Filing Date
JP34025291A Pending JPH05161346A (en) 1991-11-29 1991-11-29 Dc-dc converter

Country Status (1)

Country Link
JP (1) JPH05161346A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2012063494A1 (en) * 2010-11-12 2012-05-18 旭化成エレクトロニクス株式会社 Charge pump circuit, method for controlling same, and semiconductor integrated circuit

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2012063494A1 (en) * 2010-11-12 2012-05-18 旭化成エレクトロニクス株式会社 Charge pump circuit, method for controlling same, and semiconductor integrated circuit
US8446213B2 (en) 2010-11-12 2013-05-21 Asahi Kasei Microdevices Corporation Charge pump circuit, control method thereof, and semiconductor integrated circuit
JP5362905B2 (en) * 2010-11-12 2013-12-11 旭化成エレクトロニクス株式会社 Charge pump circuit, control method therefor, and semiconductor integrated circuit

Similar Documents

Publication Publication Date Title
US6563235B1 (en) Switched capacitor array circuit for use in DC-DC converter and method
US4807104A (en) Voltage multiplying and inverting charge pump
EP0292148B1 (en) Charge pump circuitry having low saturation voltage and current-limited switch
JP3741100B2 (en) Power supply circuit and semiconductor integrated circuit
JP2003111385A (en) Dc-dc converter
JPH05244766A (en) Charging pump circuit
KR100463619B1 (en) Method of controlling charge-pump circuit
JPH0833323A (en) Dc -dc boost converter for capacitive load driving
JPH09312968A (en) Charge pump circuit
CN108365747B (en) Switching capacitor DC-DC converter circuit and method for generating the same
CN112821757A (en) Power converter
JP2015154627A (en) Voltage step-down circuit and voltage step-down and charge circuit using the same
JPH08205524A (en) Voltage converter
JP2017022953A (en) Step-down circuit and step-down charging circuit using the same
JP3384484B2 (en) Power supply circuit, display device including power supply circuit, and electronic apparatus including display device
WO2003096520A2 (en) Charge pump
US5805015A (en) Current generator stage used with integrated analog circuits
JPH05161346A (en) Dc-dc converter
US7042742B2 (en) Charge-pump circuitry
JPH11262261A (en) Switching power unit
JP2005020922A (en) Charge pump circuit
JP3292895B2 (en) Charge pump circuit
CN216819709U (en) Triple voltage exponential function switch capacitor booster circuit
JP6721754B2 (en) Step-down circuit and step-down charging circuit using the same
JPH0467769A (en) Step-up circuit