JPH0511424B2 - - Google Patents
Info
- Publication number
- JPH0511424B2 JPH0511424B2 JP60258472A JP25847285A JPH0511424B2 JP H0511424 B2 JPH0511424 B2 JP H0511424B2 JP 60258472 A JP60258472 A JP 60258472A JP 25847285 A JP25847285 A JP 25847285A JP H0511424 B2 JPH0511424 B2 JP H0511424B2
- Authority
- JP
- Japan
- Prior art keywords
- gate
- output
- column selection
- basic
- level
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
- 238000012360 testing method Methods 0.000 claims description 34
- 238000012544 monitoring process Methods 0.000 claims description 6
- 239000004065 semiconductor Substances 0.000 claims description 4
- 239000011159 matrix material Substances 0.000 claims description 2
- 238000000034 method Methods 0.000 description 6
- 238000010586 diagram Methods 0.000 description 5
- 238000013461 design Methods 0.000 description 4
- 230000007423 decrease Effects 0.000 description 2
- 230000010354 integration Effects 0.000 description 2
- 238000007796 conventional method Methods 0.000 description 1
- 238000010998 test method Methods 0.000 description 1
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/22—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing
- G06F11/2205—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing using arrangements specific to the hardware being tested
- G06F11/2236—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing using arrangements specific to the hardware being tested to test CPU or processors
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/317—Testing of digital circuits
- G01R31/3181—Functional testing
- G01R31/3185—Reconfiguring for testing, e.g. LSSD, partitioning
- G01R31/318516—Test of programmable logic devices [PLDs]
Priority Applications (5)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP60258472A JPS62229867A (ja) | 1985-11-20 | 1985-11-20 | 試験回路を有する半導体集積回路装置 |
US06/932,261 US4739250A (en) | 1985-11-20 | 1986-11-19 | Semiconductor integrated circuit device with test circuit |
KR1019860009810A KR900006048B1 (ko) | 1985-11-20 | 1986-11-20 | 검사회로를 갖는 반도체 집적회로 장치 |
EP86402572A EP0223714B1 (de) | 1985-11-20 | 1986-11-20 | Integrierte Halbleiterschaltung mit Prüfschaltung |
DE86402572T DE3689031T2 (de) | 1985-11-20 | 1986-11-20 | Integrierte Halbleiterschaltung mit Prüfschaltung. |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP60258472A JPS62229867A (ja) | 1985-11-20 | 1985-11-20 | 試験回路を有する半導体集積回路装置 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS62229867A JPS62229867A (ja) | 1987-10-08 |
JPH0511424B2 true JPH0511424B2 (de) | 1993-02-15 |
Family
ID=17320696
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP60258472A Granted JPS62229867A (ja) | 1985-11-20 | 1985-11-20 | 試験回路を有する半導体集積回路装置 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS62229867A (de) |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS4832490A (de) * | 1971-09-01 | 1973-04-28 | ||
JPS5487142A (en) * | 1977-12-23 | 1979-07-11 | Fujitsu Ltd | Lsi circuit |
-
1985
- 1985-11-20 JP JP60258472A patent/JPS62229867A/ja active Granted
Patent Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS4832490A (de) * | 1971-09-01 | 1973-04-28 | ||
JPS5487142A (en) * | 1977-12-23 | 1979-07-11 | Fujitsu Ltd | Lsi circuit |
Also Published As
Publication number | Publication date |
---|---|
JPS62229867A (ja) | 1987-10-08 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US4739250A (en) | Semiconductor integrated circuit device with test circuit | |
US5321277A (en) | Multi-chip module testing | |
US6067633A (en) | Design and methodology for manufacturing data processing systems having multiple processors | |
US7478301B2 (en) | Partial good integrated circuit and method of testing same | |
US5138257A (en) | Circuit for testing internal data bus of integrated circuit | |
US5285119A (en) | Semiconductor integrated tri-state circuitry with test means | |
JPH073865B2 (ja) | 半導体集積回路及び半導体集積回路の試験方法 | |
US5841784A (en) | Testing and repair of embedded memory | |
US4625310A (en) | Universally testable logic elements and method for structural testing of logic circuits formed of such logic elements | |
US5615216A (en) | Semiconductor integrated circuit including test circuit | |
CA2079696C (en) | Semiconductor integrated circuit device with fault detecting function | |
JPH0511424B2 (de) | ||
JP3229359B2 (ja) | 集積回路を試験するための回路装置 | |
JP2557833B2 (ja) | 試験回路を有する半導体集積回路装置及びその試験方法 | |
JP3963259B2 (ja) | 半導体装置 | |
US5341383A (en) | Circuit arrangement suitable for testing cells arranged in rows and columns, semiconductor integrated circuit device having the same, and method for arranging circuit blocks on chip | |
US5363381A (en) | Integrated circuit device having macro isolation test function | |
US6721913B1 (en) | Method and apparatus for testing an interface between separate hardware components | |
EP0803735B1 (de) | Mehrchipmodul | |
EP0422930A2 (de) | Integrierte Halbleiter-Schaltungs-Vorrichtungen | |
JPH11295390A (ja) | 半導体集積回路装置及びその回路設計方法 | |
CA2074001C (en) | Master slice lsi with fault detection circuitry | |
Howells et al. | Defect tolerant interconnects for VLSI | |
JPH0517667Y2 (de) | ||
JP2634423B2 (ja) | マイクロコンピュータ |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
EXPY | Cancellation because of completion of term |