JPH0486940U - - Google Patents
Info
- Publication number
- JPH0486940U JPH0486940U JP12871490U JP12871490U JPH0486940U JP H0486940 U JPH0486940 U JP H0486940U JP 12871490 U JP12871490 U JP 12871490U JP 12871490 U JP12871490 U JP 12871490U JP H0486940 U JPH0486940 U JP H0486940U
- Authority
- JP
- Japan
- Prior art keywords
- circuit
- computer
- output
- data
- data output
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 238000000034 method Methods 0.000 claims 1
- 238000010586 diagram Methods 0.000 description 2
Landscapes
- Debugging And Monitoring (AREA)
- Test And Diagnosis Of Digital Computers (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title | 
|---|---|---|---|
| JP12871490U JPH0486940U (OSRAM) | 1990-11-30 | 1990-11-30 | 
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title | 
|---|---|---|---|
| JP12871490U JPH0486940U (OSRAM) | 1990-11-30 | 1990-11-30 | 
Publications (1)
| Publication Number | Publication Date | 
|---|---|
| JPH0486940U true JPH0486940U (OSRAM) | 1992-07-28 | 
Family
ID=31876160
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date | 
|---|---|---|---|
| JP12871490U Pending JPH0486940U (OSRAM) | 1990-11-30 | 1990-11-30 | 
Country Status (1)
| Country | Link | 
|---|---|
| JP (1) | JPH0486940U (OSRAM) | 
- 
        1990
        - 1990-11-30 JP JP12871490U patent/JPH0486940U/ja active Pending
 
Similar Documents
| Publication | Publication Date | Title | 
|---|---|---|
| JPS61166653A (ja) | アドレス変換エラー処理方法 | |
| ES2144488T3 (es) | Sistema de tratamiento de datos que emplea coherencia de antememoria empleando un protocolo de escrutinio. | |
| JPH0486940U (OSRAM) | ||
| JPH0486939U (OSRAM) | ||
| JPH0478646U (OSRAM) | ||
| JPS6296744U (OSRAM) | ||
| JP2562486B2 (ja) | データ処理装置エラー処理方式 | |
| JPH0482729U (OSRAM) | ||
| EP0391537A3 (en) | Lock converting bus-to-bus interface system | |
| JPH01232452A (ja) | ワンチッププロセッサ | |
| JPS62117648U (OSRAM) | ||
| JPH0482730U (OSRAM) | ||
| JPH0435957Y2 (OSRAM) | ||
| JPH04297938A (ja) | メモリ保護回路 | |
| JPS63156261A (ja) | メモリアクセス条件の判定方式 | |
| JPH0397746U (OSRAM) | ||
| JPS59161600U (ja) | メモリへの不正書込み防止回路 | |
| JPH0478644U (OSRAM) | ||
| JPS60246450A (ja) | メモリプロテクト装置 | |
| JPH0350262U (OSRAM) | ||
| JPH0486942U (OSRAM) | ||
| JPH03100906U (OSRAM) | ||
| JPS63179547U (OSRAM) | ||
| KR930014039A (ko) | 계층적 캐시 시스템의 보조캐시 제어기 | |
| JPH06149677A (ja) | キャッシュメモリシステム |