JPH046020B2 - - Google Patents

Info

Publication number
JPH046020B2
JPH046020B2 JP3119282A JP3119282A JPH046020B2 JP H046020 B2 JPH046020 B2 JP H046020B2 JP 3119282 A JP3119282 A JP 3119282A JP 3119282 A JP3119282 A JP 3119282A JP H046020 B2 JPH046020 B2 JP H046020B2
Authority
JP
Japan
Prior art keywords
register
intermediate code
allocation
variable
array element
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP3119282A
Other languages
English (en)
Japanese (ja)
Other versions
JPS58149543A (ja
Inventor
Toshiaki Hirota
Yoshuki Tanakura
Toshihiro Hirabayashi
Masaaki Takiuchi
Masaki Aoki
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP3119282A priority Critical patent/JPS58149543A/ja
Publication of JPS58149543A publication Critical patent/JPS58149543A/ja
Publication of JPH046020B2 publication Critical patent/JPH046020B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F8/00—Arrangements for software engineering
    • G06F8/40—Transformation of program code
    • G06F8/41—Compilation
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F8/00—Arrangements for software engineering
    • G06F8/40—Transformation of program code
    • G06F8/41—Compilation
    • G06F8/45—Exploiting coarse grain parallelism in compilation, i.e. parallelism between groups of instructions

Landscapes

  • Engineering & Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Software Systems (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Advance Control (AREA)
  • Executing Machine-Instructions (AREA)
  • Complex Calculations (AREA)
  • Devices For Executing Special Programs (AREA)
JP3119282A 1982-02-27 1982-02-27 デ−タ・レジスタ割当て処理方式 Granted JPS58149543A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP3119282A JPS58149543A (ja) 1982-02-27 1982-02-27 デ−タ・レジスタ割当て処理方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP3119282A JPS58149543A (ja) 1982-02-27 1982-02-27 デ−タ・レジスタ割当て処理方式

Publications (2)

Publication Number Publication Date
JPS58149543A JPS58149543A (ja) 1983-09-05
JPH046020B2 true JPH046020B2 (enrdf_load_stackoverflow) 1992-02-04

Family

ID=12324558

Family Applications (1)

Application Number Title Priority Date Filing Date
JP3119282A Granted JPS58149543A (ja) 1982-02-27 1982-02-27 デ−タ・レジスタ割当て処理方式

Country Status (1)

Country Link
JP (1) JPS58149543A (enrdf_load_stackoverflow)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH01159734A (ja) * 1987-12-16 1989-06-22 Fujitsu Ltd 回帰演算におけるデータ形式変換処理方式

Also Published As

Publication number Publication date
JPS58149543A (ja) 1983-09-05

Similar Documents

Publication Publication Date Title
US6202204B1 (en) Comprehensive redundant load elimination for architectures supporting control and data speculation
JP6159825B2 (ja) ハードウェアポインタを使用したｓｉｍｄコア内での分岐ブランチに対するソリューション
US4965724A (en) Compiler system using reordering of microoperations to eliminate interlocked instructions for pipelined processing of assembler source program
US5247696A (en) Method for compiling loops having recursive equations by detecting and correcting recurring data points before storing the result to memory
JPS6028015B2 (ja) 情報処理装置
JP2016504699A (ja) 並列パイプラインにおいてブランチを分岐するためのハードウェアおよびソフトウェアソリューション
Ebcioglu et al. Optimizations and oracle parallelism with dynamic translation
Wichmann et al. ALGOL 60 Compilation and Assessment
US20030079210A1 (en) Integrated register allocator in a compiler
Liu et al. Techniques of program execution with a writable control memory
KR101293700B1 (ko) 코어스 그레인드 재구성 구조를 위한 코드 생성 장치 및 그 코드 생성 방법
JPH046020B2 (enrdf_load_stackoverflow)
JPS59165147A (ja) コンパイラにおける条件文のベクトル命令化方式
JPS6319906B2 (enrdf_load_stackoverflow)
JPH06103462B2 (ja) ベクトル・レングス制御範囲分割処理方式
JPS6321946B2 (enrdf_load_stackoverflow)
Lindahl et al. Unboxed compilation of floating point arithmetic in a dynamically typed language environment
JPS62204374A (ja) ２倍演算最適化処理方式
JPS6319908B2 (enrdf_load_stackoverflow)
JPH053030B2 (enrdf_load_stackoverflow)
JPS6027947A (ja) コンパイラにおけるベクトル化不可部分を含むル−プのベクトル化方式
JPS6116362A (ja) ベクトルプロセツサ制御処理方式
JPH0142019B2 (enrdf_load_stackoverflow)
JPS6319905B2 (enrdf_load_stackoverflow)
JPS59180669A (ja) 領域不変ベクトルの割付方式