JPH0459807B2 - - Google Patents
Info
- Publication number
- JPH0459807B2 JPH0459807B2 JP57107815A JP10781582A JPH0459807B2 JP H0459807 B2 JPH0459807 B2 JP H0459807B2 JP 57107815 A JP57107815 A JP 57107815A JP 10781582 A JP10781582 A JP 10781582A JP H0459807 B2 JPH0459807 B2 JP H0459807B2
- Authority
- JP
- Japan
- Prior art keywords
- voltage
- level
- power supply
- field effect
- clock
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
- 230000008878 coupling Effects 0.000 claims description 17
- 238000010168 coupling process Methods 0.000 claims description 17
- 238000005859 coupling reaction Methods 0.000 claims description 17
- 230000005669 field effect Effects 0.000 claims description 16
- 239000003990 capacitor Substances 0.000 claims description 11
- 230000015654 memory Effects 0.000 description 8
- 239000000758 substrate Substances 0.000 description 4
- 238000010586 diagram Methods 0.000 description 3
- 238000007599 discharging Methods 0.000 description 1
- 239000007787 solid Substances 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
- H03K19/08—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices
- H03K19/094—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices using field-effect transistors
- H03K19/09425—Multistate logic
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Computing Systems (AREA)
- General Engineering & Computer Science (AREA)
- Mathematical Physics (AREA)
- Logic Circuits (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP57107815A JPS58223916A (ja) | 1982-06-23 | 1982-06-23 | 3値レベルクロツク発生回路 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP57107815A JPS58223916A (ja) | 1982-06-23 | 1982-06-23 | 3値レベルクロツク発生回路 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS58223916A JPS58223916A (ja) | 1983-12-26 |
| JPH0459807B2 true JPH0459807B2 (enrdf_load_stackoverflow) | 1992-09-24 |
Family
ID=14468730
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP57107815A Granted JPS58223916A (ja) | 1982-06-23 | 1982-06-23 | 3値レベルクロツク発生回路 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS58223916A (enrdf_load_stackoverflow) |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2007124084A (ja) | 2005-10-26 | 2007-05-17 | Sanyo Electric Co Ltd | 3値パルス発生回路 |
-
1982
- 1982-06-23 JP JP57107815A patent/JPS58223916A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS58223916A (ja) | 1983-12-26 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US4586163A (en) | Multi-bit-per-cell read only memory circuit | |
| US6373315B2 (en) | Signal potential conversion circuit | |
| US4716313A (en) | Pulse drive circuit | |
| US3953839A (en) | Bit circuitry for enhance-deplete ram | |
| US3983412A (en) | Differential sense amplifier | |
| US6456549B1 (en) | Sense amplifier circuit and semiconductor storage device | |
| JP2007328906A (ja) | レベル変換器を備える行デコーダ | |
| US4375600A (en) | Sense amplifier for integrated memory array | |
| CN1595532A (zh) | 随机存取存储单元/四晶体管随机存取存储单元及存储装置 | |
| JPH0587914B2 (enrdf_load_stackoverflow) | ||
| KR0159324B1 (ko) | 데이터 출력회로 | |
| US4189785A (en) | Complementary MOS memory array including complementary MOS memory cells therefor | |
| JPS5922359A (ja) | 集積化半導体記憶装置 | |
| US6803800B2 (en) | Negative voltage switch and related flash memory for transferring negative voltage with triple-well transistors | |
| JPH0459807B2 (enrdf_load_stackoverflow) | ||
| JPH0422051B2 (enrdf_load_stackoverflow) | ||
| JPH0353646B2 (enrdf_load_stackoverflow) | ||
| JP2868789B2 (ja) | 半導体駆動回路 | |
| US6570811B1 (en) | Writing operation control circuit and semiconductor memory using the same | |
| US4435791A (en) | CMOS Address buffer for a semiconductor memory | |
| JP3224712B2 (ja) | 論理&レベル変換回路及び半導体装置 | |
| KR100275105B1 (ko) | 저전력회로 | |
| JPH0370320B2 (enrdf_load_stackoverflow) | ||
| JPH0687499B2 (ja) | 半導体記憶装置 | |
| Takahashi et al. | High Speed 4K Static RAM Using DSA MOST's |