JPH0459650B2 - - Google Patents
Info
- Publication number
- JPH0459650B2 JPH0459650B2 JP60270373A JP27037385A JPH0459650B2 JP H0459650 B2 JPH0459650 B2 JP H0459650B2 JP 60270373 A JP60270373 A JP 60270373A JP 27037385 A JP27037385 A JP 27037385A JP H0459650 B2 JPH0459650 B2 JP H0459650B2
- Authority
- JP
- Japan
- Prior art keywords
- processor
- buffer
- disk transfer
- transfer buffer
- block
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Landscapes
- Hardware Redundancy (AREA)
- Multi Processors (AREA)
- Signal Processing For Digital Recording And Reproducing (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP60270373A JPS62130425A (ja) | 1985-11-30 | 1985-11-30 | デイスク転送バツフア管理方式 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP60270373A JPS62130425A (ja) | 1985-11-30 | 1985-11-30 | デイスク転送バツフア管理方式 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS62130425A JPS62130425A (ja) | 1987-06-12 |
| JPH0459650B2 true JPH0459650B2 (cs) | 1992-09-22 |
Family
ID=17485354
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP60270373A Granted JPS62130425A (ja) | 1985-11-30 | 1985-11-30 | デイスク転送バツフア管理方式 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS62130425A (cs) |
-
1985
- 1985-11-30 JP JP60270373A patent/JPS62130425A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS62130425A (ja) | 1987-06-12 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US4603380A (en) | DASD cache block staging | |
| US6473845B1 (en) | System and method for dynamically updating memory address mappings | |
| WO2015081889A1 (zh) | 一种缓存系统和方法 | |
| JPH04230550A (ja) | 情報処理ネツトワーク及び情報処理方法 | |
| US5404549A (en) | Method for efficient access of data stored in a nexus table using queue tag indexes in a table portion | |
| JPH0459650B2 (cs) | ||
| JPS592058B2 (ja) | 記憶装置 | |
| JP3940701B2 (ja) | ディスクアレイ装置及び同装置に適用されるキャッシュ一致化制御方法 | |
| JPS6240736B2 (cs) | ||
| JP2994917B2 (ja) | 記憶システム | |
| JPH0447350A (ja) | 主記憶読み出し応答制御方式 | |
| JPH0415496B2 (cs) | ||
| JP3013993B2 (ja) | ベクトル処理方式 | |
| JPH05100926A (ja) | 入出力管理方式 | |
| JP3259095B2 (ja) | データ転送方法 | |
| JPH02259945A (ja) | ストア処理方式 | |
| JPS5854478A (ja) | 主記憶制御方法 | |
| JPH0424733B2 (cs) | ||
| JPH03271859A (ja) | 情報処理装置 | |
| JPS61256421A (ja) | 捕助記憶装置転送バツフアの初期化方式 | |
| JPH0346033A (ja) | ジヨブ間データ転送制御方法 | |
| JPS6175942A (ja) | デイスクキヤツシユ制御方式 | |
| JPS6074057A (ja) | デイスク・キヤツシユ制御システム | |
| JPS59172186A (ja) | キヤツシユ・メモリ制御方式 | |
| JPH0693232B2 (ja) | キヤツシユメモリ |