JPH0455658U - - Google Patents
Info
- Publication number
- JPH0455658U JPH0455658U JP9887590U JP9887590U JPH0455658U JP H0455658 U JPH0455658 U JP H0455658U JP 9887590 U JP9887590 U JP 9887590U JP 9887590 U JP9887590 U JP 9887590U JP H0455658 U JPH0455658 U JP H0455658U
- Authority
- JP
- Japan
- Prior art keywords
- semaphore
- cpu
- owner
- decoder
- signal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 238000010586 diagram Methods 0.000 description 4
Landscapes
- Multi Processors (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP9887590U JPH0455658U (xx) | 1990-09-20 | 1990-09-20 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP9887590U JPH0455658U (xx) | 1990-09-20 | 1990-09-20 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPH0455658U true JPH0455658U (xx) | 1992-05-13 |
Family
ID=31840380
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP9887590U Pending JPH0455658U (xx) | 1990-09-20 | 1990-09-20 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPH0455658U (xx) |
-
1990
- 1990-09-20 JP JP9887590U patent/JPH0455658U/ja active Pending
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPH0455658U (xx) | ||
| JPS60189561A (ja) | メモリアクセス制御方式 | |
| JPS645341B2 (xx) | ||
| JPS58137066A (ja) | 計算機システムのメモリアクセス制御方法 | |
| JPH0214741B2 (xx) | ||
| JPS585133U (ja) | デ−タ伝送システム | |
| JPS59134842U (ja) | 車載電子機器用のワンチツプマイコンのメモリ拡張装置 | |
| JPH04337851A (ja) | メモリアクセス方式 | |
| JPS59130146U (ja) | メモリ装置 | |
| JPS63199348U (xx) | ||
| JPS5918745B2 (ja) | メモリ共有アクセス方式 | |
| JPS60252980A (ja) | デユアルポ−トメモリ構成方式 | |
| JPH0455650U (xx) | ||
| JPH0397751U (xx) | ||
| JPS61136396U (xx) | ||
| JPS59155639U (ja) | メモリ選択装置 | |
| JPS61198276A (ja) | メモリｌｓｉ | |
| JPH0341349U (xx) | ||
| JPS6296749U (xx) | ||
| JPH04143847A (ja) | デュアルアクセスメモリ回路 | |
| JPS59118048U (ja) | 双方向ダイレクトメモリアクセス転送回路 | |
| JPS6356453U (xx) | ||
| JPH0227233U (xx) | ||
| JPH0223138U (xx) | ||
| JPH0196047U (xx) |