JPH0451869B2 - - Google Patents
Info
- Publication number
- JPH0451869B2 JPH0451869B2 JP31381586A JP31381586A JPH0451869B2 JP H0451869 B2 JPH0451869 B2 JP H0451869B2 JP 31381586 A JP31381586 A JP 31381586A JP 31381586 A JP31381586 A JP 31381586A JP H0451869 B2 JPH0451869 B2 JP H0451869B2
- Authority
- JP
- Japan
- Prior art keywords
- data
- pattern
- wiring
- hole
- vertical
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
- 238000004519 manufacturing process Methods 0.000 claims description 14
- 239000000758 substrate Substances 0.000 claims description 8
- 238000012545 processing Methods 0.000 claims description 5
- 238000004364 calculation method Methods 0.000 claims description 2
- 239000010410 layer Substances 0.000 description 41
- 238000000034 method Methods 0.000 description 30
- 239000004020 conductor Substances 0.000 description 26
- 238000010586 diagram Methods 0.000 description 13
- 238000013461 design Methods 0.000 description 6
- 238000012937 correction Methods 0.000 description 5
- 238000012986 modification Methods 0.000 description 4
- 230000004048 modification Effects 0.000 description 4
- 238000007796 conventional method Methods 0.000 description 3
- 238000005553 drilling Methods 0.000 description 3
- 230000000694 effects Effects 0.000 description 2
- 238000000059 patterning Methods 0.000 description 2
- 239000002699 waste material Substances 0.000 description 2
- 230000015572 biosynthetic process Effects 0.000 description 1
- 238000013075 data extraction Methods 0.000 description 1
- 230000002950 deficient Effects 0.000 description 1
- 238000006073 displacement reaction Methods 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 239000000284 extract Substances 0.000 description 1
- 238000000605 extraction Methods 0.000 description 1
- 239000000463 material Substances 0.000 description 1
- 238000007747 plating Methods 0.000 description 1
- 230000007261 regionalization Effects 0.000 description 1
- 239000002356 single layer Substances 0.000 description 1
Landscapes
- Preparing Plates And Mask In Photomechanical Process (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP61313815A JPS63164488A (ja) | 1986-12-26 | 1986-12-26 | プリント配線板用の高密度パタ−ンフィルムの作成方法 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP61313815A JPS63164488A (ja) | 1986-12-26 | 1986-12-26 | プリント配線板用の高密度パタ−ンフィルムの作成方法 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS63164488A JPS63164488A (ja) | 1988-07-07 |
JPH0451869B2 true JPH0451869B2 (enrdf_load_stackoverflow) | 1992-08-20 |
Family
ID=18045846
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP61313815A Granted JPS63164488A (ja) | 1986-12-26 | 1986-12-26 | プリント配線板用の高密度パタ−ンフィルムの作成方法 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS63164488A (enrdf_load_stackoverflow) |
-
1986
- 1986-12-26 JP JP61313815A patent/JPS63164488A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPS63164488A (ja) | 1988-07-07 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US4543715A (en) | Method of forming vertical traces on printed circuit board | |
US20010054721A1 (en) | Semiconductor integrated circuit and semiconductor integrated circuit wiring layout method | |
CN104244584A (zh) | 一种激光钻孔对位方法 | |
JP6162043B2 (ja) | 三次元空間を用いた電子基板の電気設計装置、電気設計方法、プログラムおよびコンピューター読み取り可能な記録媒体 | |
JPH0451869B2 (enrdf_load_stackoverflow) | ||
JP2879237B2 (ja) | 印刷配線板設計装置 | |
JPH0773238A (ja) | 不要ランド削除システム | |
JP2521770B2 (ja) | プリント基板のパタ−ン配線方法 | |
US20030102159A1 (en) | Optimum power and ground bump pad and bump patterns for flip chip packaging | |
JP3181353B2 (ja) | 多層プリント配線板設計cad装置 | |
JP3140869B2 (ja) | プリント配線板設計支援システム | |
JPH06124321A (ja) | 自動配線処理方法 | |
JPS5910767Y2 (ja) | 多層印刷配線構造 | |
JP2005309874A (ja) | 電子回路基板用cadシステムとそれに使用するコンピュータプログラム、および電子回路基板の製造方法 | |
JPH07271843A (ja) | 多層プリント基板設計用のパターン表示方法 | |
JP4230342B2 (ja) | プリント配線板の設計プログラム及びその設計プログラムを記録した記録媒体 | |
JP3069422B2 (ja) | 多層プリント配線板のパターン設計処理方法および装置 | |
JP2006156512A (ja) | プリント配線基板 | |
JPH0754532B2 (ja) | 多層同時配線方法 | |
JP2005309873A (ja) | 電子回路基板用cadシステムとそれに使用するコンピュータプログラム、および電子回路基板の製造方法 | |
JPH0550028B2 (enrdf_load_stackoverflow) | ||
JPS6358854A (ja) | 部品配置生成システム | |
Cullyer et al. | Computer aided layout of microcircuits | |
JPH0154747B2 (enrdf_load_stackoverflow) | ||
JPS6386493A (ja) | プリント基板自動配線方法 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
EXPY | Cancellation because of completion of term |