JPH0449873U - - Google Patents
Info
- Publication number
- JPH0449873U JPH0449873U JP9112390U JP9112390U JPH0449873U JP H0449873 U JPH0449873 U JP H0449873U JP 9112390 U JP9112390 U JP 9112390U JP 9112390 U JP9112390 U JP 9112390U JP H0449873 U JPH0449873 U JP H0449873U
- Authority
- JP
- Japan
- Prior art keywords
- photocoupler
- signal
- flop
- counter
- type flip
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 238000001514 detection method Methods 0.000 claims 1
- 238000010586 diagram Methods 0.000 description 3
- 239000003990 capacitor Substances 0.000 description 1
Landscapes
- Measurement Of Current Or Voltage (AREA)
Description
第1図は本考案の一実施例を示す構成ブロツク
図、第2図および第3図は第1図回路の動作を示
すタイムチヤート、第4図は従来回路のブロツク
図、第5図は第4図従来回路の動作を示す波形図
である。
IN……入力端子、1,3……抵抗、2……コ
ンデンサ、4……フオトカプラ、11……カウン
タ、12……Dタイプフリツプフロツプ、13…
…クロツク回路。
FIG. 1 is a configuration block diagram showing an embodiment of the present invention, FIGS. 2 and 3 are time charts showing the operation of the circuit shown in FIG. 1, FIG. 4 is a block diagram of a conventional circuit, and FIG. FIG. 4 is a waveform diagram showing the operation of the conventional circuit. IN...Input terminal, 1, 3...Resistor, 2...Capacitor, 4...Photocoupler, 11...Counter, 12...D type flip-flop, 13...
...clock circuit.
Claims (1)
印加されクロツクを計数するカウンタと、 カウンタの出力信号がD入力端子に印加され前
記フオトカプラからの信号がクロツク端子に印加
されるDタイプフリツプフロツプと を備えDタイプフリツプフロツプからAC入力電
圧をオン/オフに対応した信号を得るようにした
ことを特徴とするAC入力検知回路。[Claims for Utility Model Registration] A photocoupler that receives an AC input voltage signal; a counter that counts clocks by applying an output signal of the photocoupler to a reset terminal; and a counter that counts clocks to which an output signal of the photocoupler is applied to a D input terminal; An AC input detection circuit comprising: a D-type flip-flop to which a signal is applied to a clock terminal; and a signal corresponding to turning on/off an AC input voltage is obtained from the D-type flip-flop. .
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP9112390U JPH0449873U (en) | 1990-08-30 | 1990-08-30 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP9112390U JPH0449873U (en) | 1990-08-30 | 1990-08-30 |
Publications (1)
Publication Number | Publication Date |
---|---|
JPH0449873U true JPH0449873U (en) | 1992-04-27 |
Family
ID=31826450
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP9112390U Pending JPH0449873U (en) | 1990-08-30 | 1990-08-30 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPH0449873U (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2019052990A (en) * | 2017-09-19 | 2019-04-04 | 株式会社河合楽器製作所 | Power shutdown detector |
-
1990
- 1990-08-30 JP JP9112390U patent/JPH0449873U/ja active Pending
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2019052990A (en) * | 2017-09-19 | 2019-04-04 | 株式会社河合楽器製作所 | Power shutdown detector |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPH0449873U (en) | ||
JPS63141467U (en) | ||
JPS61179832U (en) | ||
JPS6210680U (en) | ||
JPS6223349U (en) | ||
JPS63152319U (en) | ||
JPS6183344U (en) | ||
JPH0163224U (en) | ||
JPH0216617U (en) | ||
JPH02108230U (en) | ||
JPS62151234U (en) | ||
JPS61119486U (en) | ||
JPS6181330U (en) | ||
JPS61156317U (en) | ||
JPS61187123U (en) | ||
JPH0480291U (en) | ||
JPS58101232U (en) | microcomputer | |
JPS6323826U (en) | ||
JPS60135914U (en) | DC constant voltage circuit | |
JPS5811333U (en) | Double integral type A/D conversion circuit | |
JPS58122300U (en) | Analog hold circuit | |
JPS6190324U (en) | ||
JPS6025244U (en) | timer circuit | |
JPS5961454U (en) | timer control circuit | |
JPS62198762U (en) |