JPH0448690A - Connection of wiring glass substrate with circuit substrate - Google Patents

Connection of wiring glass substrate with circuit substrate

Info

Publication number
JPH0448690A
JPH0448690A JP2156391A JP15639190A JPH0448690A JP H0448690 A JPH0448690 A JP H0448690A JP 2156391 A JP2156391 A JP 2156391A JP 15639190 A JP15639190 A JP 15639190A JP H0448690 A JPH0448690 A JP H0448690A
Authority
JP
Japan
Prior art keywords
glass substrate
wiring
circuit board
bumps
wiring glass
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2156391A
Other languages
Japanese (ja)
Other versions
JP2894796B2 (en
Inventor
Akinori Motomiya
明典 本宮
Takeshi Kondo
雄 近藤
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Toshiba Corp
Original Assignee
Toshiba Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Toshiba Corp filed Critical Toshiba Corp
Priority to JP2156391A priority Critical patent/JP2894796B2/en
Publication of JPH0448690A publication Critical patent/JPH0448690A/en
Application granted granted Critical
Publication of JP2894796B2 publication Critical patent/JP2894796B2/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/36Assembling printed circuits with other printed circuits
    • H05K3/361Assembling flexible printed circuits with other printed circuits
    • H05K3/363Assembling flexible printed circuits with other printed circuits by soldering
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/36Assembling printed circuits with other printed circuits
    • H05K3/366Assembling printed circuits with other printed circuits substantially perpendicularly to each other

Landscapes

  • Endoscopes (AREA)
  • Combinations Of Printed Boards (AREA)

Abstract

PURPOSE:To reduce the processes for a wiring glass substrate to the minimum and to conduct electric connection securely by a method wherein the wiring glass substrate is cut along dicing lines and the wiring pattern surface of a circuit substrate which corresponds to longitudinal sections or the side faces of bumps mounted on the wiring glass substrate for circuit substrate connection is brought into contact with the longitudinal sections or the side faces of the bumps to be connected to the wiring glass substrate electrically. CONSTITUTION:Thin-film wirings 2, solder bumps 4 for mounting a solid-state image sensing device 3 and solder bumps are formed on a glass substrate 1. After that, the glass substrate 1 is cut along dicing lines 1a to obtain a wiring glass substrate 6. Then, the solid-state image sensing device 3 is mounted on the wiring glass substrate 6 through the bumps 4. Nextly, a copper foil is stuck on the surface of a polyimide resin film 8 and is photo-etched to form wirings 9 and connection terminals of the wirings 9 are solder-plated. The thus fabricated flexible circuit substrate 7 and the wiring glass substrate 6 are connected electrically and united into one body by bringing the connection terminals of the flexible circuit substrate 7 into contact with the bumps for connecting the circuit substrate and melting the solders on both sides together.

Description

【発明の詳細な説明】 [発明の目的] (産業上の利用分野) 本発明は配線ガラス基板と回路基板との接続方法に係り
、特に固体撮像素子を搭載する配線ガラス基板を回路基
板に接続するのに適した接続方法に関する。
[Detailed Description of the Invention] [Object of the Invention] (Industrial Application Field) The present invention relates to a method of connecting a wiring glass substrate and a circuit board, and particularly relates to a method of connecting a wiring glass substrate on which a solid-state image sensor is mounted to a circuit board. Regarding the connection method suitable for

(従来の技術) 電子機器の小型化と高性能化とが望まれることから、よ
り小さな外形の機器の中により多くの電子部品を実装す
ることが必要となっている。したがって、電子部品など
の回路要素を実装するために使用できる空間は、その容
積も形状も限られたものとなってしまう場合が多い。
(Prior Art) As electronic devices are desired to be smaller and have higher performance, it is necessary to mount more electronic components in devices with smaller external dimensions. Therefore, the space that can be used to mount circuit elements such as electronic components is often limited in volume and shape.

電子内視鏡を例に挙げれば、使用にあたって患者の感じ
る不快感を最小にし、かつ必要なだけの画像を撮影する
ことができ、さらには患者に対する治療手段さえももた
せることが要求される。したがって、撮像管部分を可能
な限り細径化し、必要な要素部品をそれぞれ配置した上
で、残った空間に電気的な回路の構成要素を配置できる
ような実装手段が必要となる。
For example, when using an electronic endoscope, it is necessary to minimize the discomfort felt by the patient, to be able to take as many images as necessary, and even to provide treatment methods for the patient. Therefore, there is a need for mounting means that can reduce the diameter of the image pickup tube as much as possible, arrange the necessary component parts, and then arrange the electrical circuit components in the remaining space.

電子内視鏡の先端部分をほぼ円筒形の形状と考えると、
その先端部分にはレンズなどの光学手段を有し、その背
後に固体撮像素子を撮像面が軸方向に向くように配置す
るのが自然な形である。また、この固体撮像素子を駆動
しがっ撮影した画像情報を電送するための配線は電子内
視鏡の根元の方向へ引き出さなければならず、この電送
配線の引き出しは、固体撮像素子を上記のように配置し
た場合、素子の裏面方向に当る。
Considering the tip of an electronic endoscope to be approximately cylindrical,
The natural configuration is to have an optical means such as a lens at its tip, and to arrange a solid-state image sensor behind it so that its imaging surface faces in the axial direction. In addition, the wiring for driving this solid-state image sensor and transmitting image information must be pulled out toward the base of the electronic endoscope. When arranged like this, it corresponds to the back side of the element.

このような配置において円筒形の先端部分の径を小さく
するための構造として、たとえば特願昭82−3186
85号(特開平1−161795号公報)には、電子部
品を表面もしくは裏面に実装した厚みをもった基板と前
記電子部品を外部に接続するフレキシブルな配線基板と
を具備し、前記厚みを持った基板の電子部品実装面に平
行でない側面にフレキシブルな配線基板が電気的に接続
した構成の回路基板が提案されている。この構造を実現
するためには、厚みをもった基板の電子部品実装面とフ
レキシブルな基板を電気的に接続されている側面との間
に電気的な配線が形成されていなくてはならない。
For example, Japanese Patent Application No. 82-3186 discloses a structure for reducing the diameter of the cylindrical tip in such an arrangement.
No. 85 (Japanese Unexamined Patent Publication No. 1-161795) discloses a thick board with electronic components mounted on the front or back surface, and a flexible wiring board for connecting the electronic components to the outside. A circuit board has been proposed in which a flexible wiring board is electrically connected to a side surface of the board that is not parallel to the electronic component mounting surface. In order to realize this structure, electrical wiring must be formed between the electronic component mounting surface of the thick board and the side surface to which the flexible board is electrically connected.

このような配線の形成方法として、たとえば特願昭62
−288118号(特開平1−129488号公報)に
は、絶縁性基板の側面に厚膜による導体膜を形成し、そ
の後、表面に前記側面の導体膜の端面に接続される薄膜
による配線パターンを形成する手段が提案されている。
As a method of forming such wiring, for example, Japanese Patent Application No. 1983
-288118 (Japanese Unexamined Patent Publication No. 1-129488), a thick conductor film is formed on the side surface of an insulating substrate, and then a thin film wiring pattern is formed on the surface to be connected to the end surface of the conductor film on the side surface. A means of forming the

この手段を前述の構造に適用するならば、絶縁性基板を
ガラス基板とし、固体撮像素子を薄膜による配線パター
ンに接続し、フレキシブルな配線基板を厚膜による導体
膜に対して接続する構成と成し得る。
If this means is applied to the above-mentioned structure, the structure will be such that the insulating substrate is a glass substrate, the solid-state image sensor is connected to a thin film wiring pattern, and the flexible wiring board is connected to a thick film conductor film. It is possible.

(発明が解決しようとする課題) 上記の手段は、従来知られている他の手段に較べ、比較
的簡単な工程で信頼性の比較的高い接続を達成し得るが
、厚膜の形成と薄膜による配線パターンの形成とを順次
行わなければならないこと、ガラス基板のエツジ部分で
断線を起し易い危険性が常にあることなどを考慮すれば
、より改良された工程が望まれる。
(Problems to be Solved by the Invention) The above means can achieve a relatively reliable connection in a relatively simple process compared to other conventionally known means. In view of the fact that the formation of wiring patterns must be performed sequentially, and that there is always a risk of wire breakage occurring at the edge portions of the glass substrate, a more improved process is desired.

本発明はこの点を鑑み、配線ガラス基板に対する加工を
最小限とし、かつ側面に接続する回路基板とガラス基板
面の配線との間の電気的接続を確実なものとする配線ガ
ラス基板と回路基板との接続方法を提供するものである
In view of this point, the present invention provides a wiring glass substrate and a circuit board that minimize processing on the wiring glass substrate and ensure electrical connection between the circuit board connected to the side surface and the wiring on the glass substrate surface. This provides a method for connecting with

[発明の構成] (課題を解決するための手段) 本発明に係る配線ガラス基板と回路基板との接続方法は
、配線ガラス基板に予めバンプを設け、このバンプを縦
断する位置もしくはバンプに隣接する位置で配線ガラス
基板を切断し、バンプの縦断面もしくは配線ガラス基板
の切断面に隣接するバンプの側面と、前記回路基板の配
線パターンとを対接一体化させることを骨子とする。
[Structure of the Invention] (Means for Solving the Problems) A method for connecting a wiring glass substrate and a circuit board according to the present invention includes providing bumps in advance on the wiring glass substrate, and connecting the wiring glass substrate at a position vertically traversing the bump or adjacent to the bump. The main idea is to cut the wiring glass substrate at a certain position and to integrate the vertical section of the bump or the side surface of the bump adjacent to the cut surface of the wiring glass substrate with the wiring pattern of the circuit board.

すなわち、本発明に係る配線ガラス基板と回路基板との
接続方法は、次のような実施態様が挙げられる。
That is, the method for connecting a wiring glass substrate and a circuit board according to the present invention includes the following embodiments.

(a)半導体装置として固体撮像素子が搭載される配線
ガラス基板と回路基板との接続方法。
(a) A method of connecting a wiring glass substrate on which a solid-state image sensor is mounted as a semiconductor device and a circuit board.

(b)回路基板接続用バンプを半導体装置の電極接続用
バンプと共用することを特徴とする配線ガラス基板と回
路基板との接続方法。
(b) A method for connecting a wiring glass substrate and a circuit board, characterized in that the circuit board connection bumps are also used as electrode connection bumps of a semiconductor device.

(C)回路基板接続用バンプの縦断面もしくは回路基板
接続用バンプの側面と回路基板の配線パターンとを、回
路基板の配線パターンの少なくとも表面の熱よって融着
・接続させることを特徴とする配線ガラス基板と回路基
板との接続方法。
(C) Wiring characterized by fusing and connecting the longitudinal section of the circuit board connection bump or the side surface of the circuit board connection bump and the wiring pattern of the circuit board by heat of at least the surface of the circuit board wiring pattern. How to connect glass substrate and circuit board.

(d)回路基板接続用バンプの縦断面もしくは回路基板
接続用バンプの側面と配線ガラス基板の切断面とに亘り
回路基板の配線パターンに対応する平面配線を形成して
おくことを特徴とする配線ガラス基板と回路基板との接
続方法。
(d) Wiring characterized by forming a planar wiring corresponding to the wiring pattern of the circuit board over the longitudinal section of the circuit board connection bump or the side surface of the circuit board connection bump and the cut surface of the wiring glass substrate. How to connect glass substrate and circuit board.

(作用) ガラス基板に設けたバンプは、配線ガラス基板の表面に
設けた配線と配線ガラス基板の側面に接続する回路基板
との間の電気的な接続は、前記ガラス基板に設けられた
バンプを介して、確実なものとする。つまり、前記バン
プを縦断する位置もしくはバンプに隣接する位置でガラ
ス基板を切断することによって、バンプの縦断面もしく
は配線ガラス基板の切断面に隣接するバンプの側面が、
ガラスの切断面と実質的に同一面をなすようになる。
(Function) The bumps provided on the glass substrate are used for electrical connection between the wiring provided on the surface of the wiring glass substrate and the circuit board connected to the side surface of the wiring glass substrate. to ensure that In other words, by cutting the glass substrate at a position that traverses the bump or a position adjacent to the bump, the vertical section of the bump or the side surface of the bump adjacent to the cut surface of the wiring glass substrate can be cut.
It becomes substantially flush with the cut surface of the glass.

かくして、前記配線ス基板もしくは配線ガラス基板表面
に形設されている配線と半導体装置の電極とを接続する
役割もなし得る配線ガラス基板に設けたバンプは、配線
ガラス基板切断面にほぼ垂直に配設一体化される回路基
板の配線パターンと容易に対接し、確実ないし高信頼性
の電気的な接続が達成・保持される。特に、前記配線ガ
ラス基板切断面に露出するバンプ断面もしくはその近傍
の配線断面は、回路基板の配線面に対する接続(対接)
面積を広くするため、より良好な信頼性の高い電気的な
接続を形成する。
Thus, the bumps provided on the wiring glass substrate, which also serve to connect the wiring formed on the surface of the wiring glass substrate or the wiring glass substrate and the electrodes of the semiconductor device, are arranged almost perpendicularly to the cut surface of the wiring glass substrate. It easily contacts the wiring pattern of the circuit board to be integrated, and a reliable or highly reliable electrical connection is achieved and maintained. In particular, the cross section of the bump exposed on the cut surface of the wiring glass substrate or the cross section of the wiring in the vicinity is connected (contacted) to the wiring surface of the circuit board.
Larger area creates better and more reliable electrical connections.

(実施例) 以下第1図(a)〜(c)を参照しい本発明に係るガラ
ス基板と回路基板との接続方法例を説明する。
(Example) An example of a method for connecting a glass substrate and a circuit board according to the present invention will be described below with reference to FIGS. 1(a) to (c).

第1図(a)〜(e)は、電子内視鏡用の固体撮像素子
の実装ないし組立て工程における配線ガラス基板と回路
基板との接続方法を模式的に示した断面図である。
FIGS. 1A to 1E are cross-sectional views schematically showing a method of connecting a wiring glass substrate and a circuit board in a mounting or assembling process of a solid-state image sensor for an electronic endoscope.

先ず、光学用ガラスからなるガラス基板1を用意し、こ
のガラス基板1のダイシング前に、ガラス基板1の所定
面に所要の薄膜配線2を形設する一方、電解メツキ法に
よって固体撮像素子3搭載用半田バンプ4を設けた。ま
た、前記電解めっき工程において、ガラス基板1のダイ
シングライン1aを跨ぐ位置に、前記薄膜配線2の少く
ともいずれか一端に接続する半田バンプ5を設けた(第
1図(a))。この半田バンプ5は、後述する工程で回
路基板の配線パターンを接続するのに用いるものである
First, a glass substrate 1 made of optical glass is prepared, and before dicing the glass substrate 1, a required thin film wiring 2 is formed on a predetermined surface of the glass substrate 1, and a solid-state image sensor 3 is mounted using an electrolytic plating method. solder bumps 4 are provided. Further, in the electrolytic plating step, a solder bump 5 connected to at least one end of the thin film wiring 2 was provided at a position straddling the dicing line 1a of the glass substrate 1 (FIG. 1(a)). These solder bumps 5 are used to connect wiring patterns on a circuit board in a process described later.

前記薄膜配線2、固体撮像素子3搭載用半田バンプ4お
よび半田バンプ5など形設した後、ガラス基板1を、前
記ダイシングラインlaに沿って、ダイヤモンドブレー
ドダイシングソーで切断し、固体撮像素子3搭載用の配
線ガラス基板6を得た。
After forming the thin film wiring 2, solder bumps 4 and solder bumps 5 for mounting the solid-state image sensor 3, etc., the glass substrate 1 is cut with a diamond blade dicing saw along the dicing line la, and the solid-state image sensor 3 is mounted. A wiring glass substrate 6 was obtained.

つまり、半田バンプ5の縦断面が、前記ガラス基板1の
ダイシングライン1aに沿った切断面6aと同一面を成
して露出した固体撮像素子3搭載用の配線ガラス基板6
を得た。
In other words, the wiring glass substrate 6 for mounting the solid-state image sensor 3 is exposed such that the vertical cross section of the solder bump 5 is flush with the cut surface 6a along the dicing line 1a of the glass substrate 1.
I got it.

かくして得た固体撮像素子3搭載用の配線ガラス基板6
に対して、所要の固体撮像素子3をフェイスダウンCO
G技術によって、素子搭載用バンプ4を介し搭載・実装
した(第1図(b))。
The thus obtained wiring glass substrate 6 for mounting the solid-state image sensor 3
In contrast, the required solid-state image sensor 3 is face-down CO
It was mounted and mounted using the G technology via the element mounting bumps 4 (FIG. 1(b)).

一方、回路基板としてポリイミド樹脂を基材とするフレ
キシブル回路基板7を用意した。すなわち、ポリイミド
樹脂フィルム8面に貼合せた銅箔を、フォトエツチング
して配線9を形成し、接続端子部分に半田メツキを施し
て成るフレキシブル配線基板7を用意した。
On the other hand, a flexible circuit board 7 made of polyimide resin as a base material was prepared as a circuit board. That is, a flexible wiring board 7 was prepared by photoetching a copper foil laminated to 8 sides of a polyimide resin film to form wiring 9, and soldering the connection terminal portions.

次いで、前記フレキシブルの回路基板7と、前記固体撮
像素子3を搭載した配線ガラス基板6の側面とを、フレ
キシブル回路基板7の接続端子と配線ガラス基板6の回
路基板接続用バンプ5とが互いに合うように接触(対接
)させ、治具で固定した後、気相加熱によって側基板7
.6の接続端子−回路基板接続用バンプ5の半田を融は
合わせることによって電気的に接続するとともに側基板
6を一体化した(第1図(C))。
Next, the flexible circuit board 7 and the side surface of the wiring glass substrate 6 on which the solid-state image sensor 3 is mounted are connected so that the connection terminals of the flexible circuit board 7 and the circuit board connection bumps 5 of the wiring glass board 6 are aligned with each other. After the side substrate 7 is brought into contact (face-to-face) and fixed with a jig, the side substrate 7 is
.. By melting the solder between the connection terminal 6 and the circuit board connection bump 5, electrical connection was established and the side board 6 was integrated (FIG. 1(C)).

なお、上記実施例では、フレキシブル回路基板7の接続
端子面と配線ガラス基板6の回路基板接続用バンプ5の
縦断面のみとを接触(対接)させ、側基板7.6の接続
端子−回路基板接続用バンプ5の半田を融は合わせるこ
とによって電気的に接続を行ったが次のように行っても
よい。すなわち、第2図に斜視的に示すごとく、配線ガ
ラス基板6の側面(切断面) 6aに、たとえば樹脂系
銀ペーストをスクリーン印刷し、回路基板接続用バンプ
5に接続した導体層10を形設しておけば、たとえば異
方導電性接着シートによって、前記回路基板7との電気
的な接続を容易になし得る。勿論、前記導体層IOの形
設は樹脂系銀ペーストに限定されるものでなく、金属の
蒸着法によって形設しもよい。
In the above embodiment, the connection terminal surface of the flexible circuit board 7 and only the vertical section of the circuit board connection bump 5 of the wiring glass substrate 6 are brought into contact (contact), and the connection terminal of the side board 7.6 is connected to the circuit. Electrical connection was made by melting the solder of the board connection bumps 5, but it may also be done in the following manner. That is, as shown in perspective in FIG. 2, a resin-based silver paste, for example, is screen printed on the side surface (cut surface) 6a of the wiring glass substrate 6, and a conductor layer 10 connected to the circuit board connection bumps 5 is formed. If this is done, electrical connection with the circuit board 7 can be easily established using, for example, an anisotropically conductive adhesive sheet. Of course, the formation of the conductor layer IO is not limited to the resin-based silver paste, and may be formed by a metal vapor deposition method.

また、ガラス基板1面に形設する回路基板接続用バンプ
5の位置は、ガラス基板1のダイシングライン1a近傍
に設定し、ガラス基板1を切断したとき、第3図に断面
的に示すごとく、前記基板接続用バンプ5の側面が、ガ
ラス基板1の切断面6aと同一面を成すようにしてもよ
い。
Further, the position of the circuit board connection bumps 5 formed on the surface of the glass substrate 1 is set near the dicing line 1a of the glass substrate 1, and when the glass substrate 1 is cut, as shown in cross section in FIG. The side surface of the substrate connection bump 5 may be flush with the cut surface 6a of the glass substrate 1.

さらに、前記ではガラス基板1面上に固体撮像素子3搭
載用半田バンプ4および回路基板接続用バンプ5を別設
したが、第4図に断面的に示すように、これらを共用す
る形として、前記ガラス基板1のダイシングライン1a
の位置ないしその近傍に設定しておいてもよい。
Furthermore, in the above, the solder bumps 4 for mounting the solid-state image sensor 3 and the bumps for connecting the circuit board 5 were separately provided on the surface of the glass substrate 1, but as shown in cross section in FIG. Dicing line 1a of the glass substrate 1
It may be set at or near the position.

本発明に係る接続方法は、前記例示に限られるものでは
なく、たとえば半導体装置はメモリ素子や論理素子など
の実装・組立ての場合にも広く応用可能である。また、
前記接続も半田バンプによる他、金など他の金属バンプ
を利用したフェイスダウンCOG法によってもよく、ワ
イヤボンディング法などフェイスアップの接続も可能で
ある。
The connection method according to the present invention is not limited to the above-mentioned examples, and can be widely applied to, for example, mounting and assembling semiconductor devices such as memory elements and logic elements. Also,
In addition to using solder bumps for the connection, face-down COG method using bumps of other metals such as gold may be used, and face-up connection such as wire bonding is also possible.

さらに、回路基板との接続も半田以外の金属によっても
よく、接続部分の強度を補助するために接着シートや接
着剤を用いることもできる。
Further, the connection to the circuit board may be made of metal other than solder, and an adhesive sheet or adhesive may be used to enhance the strength of the connection portion.

さらにまた、回路基板は前記例示のようなフレキシブル
のものである必要もないし、配線ガラス基板に対する半
導体装置の搭載・実装は、配線ガラス基板と回路基板と
を電気的に接続した後に行っても勿論よい。
Furthermore, the circuit board does not need to be flexible as in the example above, and it is of course possible to mount and mount the semiconductor device on the wiring glass substrate after electrically connecting the wiring glass substrate and the circuit board. good.

[発明の効果] 本発明によれば、半導体装置実装用の配線ガラス基板な
いし配線ガラス基板上の配線と、この配線ガラス基板の
側面にほぼ垂直方向に面が接する回路基板との接続を容
易に行い得る。しかも、前記配線ガラス基板側と回路基
板側との電気的な接続などは高い信頼性を保持している
。したがって、たとえば電子内視鏡などの電子機器を高
密度に実装することができる。
[Effects of the Invention] According to the present invention, it is possible to easily connect a wiring glass substrate for mounting a semiconductor device or a wiring on a wiring glass substrate to a circuit board whose surface is in contact with the side surface of the wiring glass substrate in a substantially perpendicular direction. It can be done. Moreover, the electrical connection between the wiring glass substrate side and the circuit board side maintains high reliability. Therefore, electronic devices such as electronic endoscopes can be mounted with high density.

【図面の簡単な説明】[Brief explanation of the drawing]

第1図(a) 、 (b)および(c)は本発明に係る
配線ガラス基板と回路基板との接続方法の一実施例であ
る電子内視鏡用の固体撮像素子の実装工程を模式的に示
した断面図、第2図は本発明に係る配線ガラス基板と回
路基板との接続方法において用いる配線ガラス基板の他
の構成例を示す斜視図、第3図および第4図は本発明に
係る配線ガラス基板と回路基板との接続方法において用
いる配線ガラス基板のさらに他の構成例を示す断面図で
ある。 1・・・・・・ガラス基板 1a・・・・・・ダイシングライン 2・・・・・・薄膜配線 3・・・・・・固体撮像素子(半導体装置)4・・・・
・固体撮像素子搭載用半田バンプ5・・・・・・半田バ
ンプ 6・・・・・配線ガラス基板 6a・・・・・・配線ガラス基板の切断面(側面)7・
・・・・・回路基板 8・・・・・・ポリイミド樹脂フィルム9・・・・・・
配線 1.0・・・・・・導体層 4生購有(艮lIi栖載用バリフ0 出願人     株式会社 東芝
FIGS. 1(a), (b), and (c) schematically show the mounting process of a solid-state image sensor for an electronic endoscope, which is an embodiment of the method for connecting a wiring glass substrate and a circuit board according to the present invention. FIG. 2 is a perspective view showing another configuration example of a wiring glass substrate used in the method of connecting a wiring glass substrate and a circuit board according to the present invention, and FIGS. 3 and 4 are cross-sectional views according to the present invention. FIG. 7 is a cross-sectional view showing still another example of the structure of the wiring glass substrate used in the method for connecting the wiring glass substrate and the circuit board. 1... Glass substrate 1a... Dicing line 2... Thin film wiring 3... Solid-state image sensor (semiconductor device) 4...
・Solder bump 5 for mounting solid-state image sensor...Solder bump 6...Wiring glass substrate 6a...Cut surface (side surface) of wiring glass substrate 7.
...Circuit board 8...Polyimide resin film 9...
Wiring 1.0...Conductor layer 4 raw purchase available (Available for mounting 0 Applicant: Toshiba Corporation

Claims (1)

【特許請求の範囲】  半導体装置が搭載されたもしくは搭載するための配線
ガラス基板と回路基板とを接続する配線ガラス基板と回
路基板との接続方法において、ダイシングライン上もし
くはダイシングラインに隣接して回路基板接続用バンプ
が設けられた配線ガラス基板をダイシングラインに沿っ
て切断する工程と、 切断した配線ガラス基板上の回路基板接続用バンプの縦
断面もしくは側面に前記回路基板の対応する配線パター
ン面を対接させ電気的に接続する工程とを具備すること
を特徴とする配線ガラス基板と回路基板との接続方法。
[Claims] In a method for connecting a circuit board and a wiring glass substrate on which a semiconductor device is mounted or to be mounted, a circuit board is connected to a circuit board on or adjacent to a dicing line. A process of cutting a wiring glass substrate provided with board connection bumps along a dicing line, and applying a corresponding wiring pattern surface of the circuit board to the longitudinal section or side surface of the circuit board connection bumps on the cut wiring glass board. 1. A method for connecting a wiring glass substrate and a circuit board, comprising a step of bringing them into contact with each other and electrically connecting them.
JP2156391A 1990-06-14 1990-06-14 Connection method between wiring glass substrate and circuit board Expired - Fee Related JP2894796B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2156391A JP2894796B2 (en) 1990-06-14 1990-06-14 Connection method between wiring glass substrate and circuit board

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2156391A JP2894796B2 (en) 1990-06-14 1990-06-14 Connection method between wiring glass substrate and circuit board

Publications (2)

Publication Number Publication Date
JPH0448690A true JPH0448690A (en) 1992-02-18
JP2894796B2 JP2894796B2 (en) 1999-05-24

Family

ID=15626719

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2156391A Expired - Fee Related JP2894796B2 (en) 1990-06-14 1990-06-14 Connection method between wiring glass substrate and circuit board

Country Status (1)

Country Link
JP (1) JP2894796B2 (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2001320158A (en) * 2000-05-11 2001-11-16 Sharp Corp Method of mounting leadless parts to flexible board, and method of manufacturing optical pickup device
JP2006136488A (en) * 2004-11-11 2006-06-01 Fujinon Corp Endoscopic imaging apparatus

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2001320158A (en) * 2000-05-11 2001-11-16 Sharp Corp Method of mounting leadless parts to flexible board, and method of manufacturing optical pickup device
JP2006136488A (en) * 2004-11-11 2006-06-01 Fujinon Corp Endoscopic imaging apparatus
JP4699741B2 (en) * 2004-11-11 2011-06-15 富士フイルム株式会社 Endoscopic imaging device

Also Published As

Publication number Publication date
JP2894796B2 (en) 1999-05-24

Similar Documents

Publication Publication Date Title
JP3011233B2 (en) Semiconductor package and its semiconductor mounting structure
US20200203854A1 (en) Cable assembly, cable holder, and production method for cable assembly
US7345244B2 (en) Flexible substrate and a connection method thereof that can achieve reliable connection
JPH0448690A (en) Connection of wiring glass substrate with circuit substrate
JPH09232499A (en) Semiconductor device
JP3424685B2 (en) Electronic circuit device and method of manufacturing the same
JPH06334330A (en) Metallic-wiring connecting method
JP3360492B2 (en) Electronic circuit board
JP4209762B2 (en) Imaging device
JPH10284821A (en) Printed wiring board
JP2720819B2 (en) Lead frame and wiring structure using the same
JP2830221B2 (en) Mounting structure of hybrid integrated circuit
JP2582822B2 (en) Circuit board
JP2568815B2 (en) Flat panel display device
JPH05183015A (en) Film carrier
JP4475994B2 (en) Image sensor unit
JPH08162756A (en) Connector of electronic module with mother board
JP2567469B2 (en) Semiconductor device
JPH11274347A (en) Semiconductor package and method for forming the same
JPH0319262A (en) Mounting structure of semiconductor device
JP2006332415A (en) Semiconductor device
JPH1092870A (en) Wiring connection structure and electronic component using the same
JP2005294343A (en) Light receiving integrated circuit device
JPH02121360A (en) Electronic component mounting substrate
JPS603189A (en) Method of connecting lead wire

Legal Events

Date Code Title Description
LAPS Cancellation because of no payment of annual fees