JPH0436486B2 - - Google Patents
Info
- Publication number
- JPH0436486B2 JPH0436486B2 JP57185101A JP18510182A JPH0436486B2 JP H0436486 B2 JPH0436486 B2 JP H0436486B2 JP 57185101 A JP57185101 A JP 57185101A JP 18510182 A JP18510182 A JP 18510182A JP H0436486 B2 JPH0436486 B2 JP H0436486B2
- Authority
- JP
- Japan
- Prior art keywords
- channel transistors
- circuit
- series
- precharge
- decoder
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/01—Modifications for accelerating switching
- H03K19/017—Modifications for accelerating switching in field-effect transistor circuits
- H03K19/01728—Modifications for accelerating switching in field-effect transistor circuits in synchronous circuits, i.e. by using clock signals
- H03K19/01742—Modifications for accelerating switching in field-effect transistor circuits in synchronous circuits, i.e. by using clock signals by means of a pull-up or down element
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M7/00—Conversion of a code where information is represented by a given sequence or number of digits to a code where the same, similar or subset of information is represented by a different sequence or number of digits
- H03M7/001—Conversion of a code where information is represented by a given sequence or number of digits to a code where the same, similar or subset of information is represented by a different sequence or number of digits characterised by the elements used
- H03M7/005—Conversion of a code where information is represented by a given sequence or number of digits to a code where the same, similar or subset of information is represented by a different sequence or number of digits characterised by the elements used using semiconductor devices
Landscapes
- Engineering & Computer Science (AREA)
- Logic Circuits (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Computing Systems (AREA)
- General Engineering & Computer Science (AREA)
- Mathematical Physics (AREA)
- Compression, Expansion, Code Conversion, And Decoders (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP57185101A JPS5974733A (ja) | 1982-10-21 | 1982-10-21 | デコ−ダ・エンコ−ダ回路 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP57185101A JPS5974733A (ja) | 1982-10-21 | 1982-10-21 | デコ−ダ・エンコ−ダ回路 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS5974733A JPS5974733A (ja) | 1984-04-27 |
| JPH0436486B2 true JPH0436486B2 (enExample) | 1992-06-16 |
Family
ID=16164866
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP57185101A Granted JPS5974733A (ja) | 1982-10-21 | 1982-10-21 | デコ−ダ・エンコ−ダ回路 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS5974733A (enExample) |
Family Cites Families (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS56115038A (en) * | 1980-02-18 | 1981-09-10 | Nec Corp | Logic circuit |
-
1982
- 1982-10-21 JP JP57185101A patent/JPS5974733A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS5974733A (ja) | 1984-04-27 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US4899066A (en) | OR-type CMOS logic circuit with fast precharging | |
| EP0098060A2 (en) | Clock pulse generating circuit | |
| JPH0261821B2 (enExample) | ||
| US4001601A (en) | Two bit partitioning circuit for a dynamic, programmed logic array | |
| US4706266A (en) | Dual mode-increment/decrement N-bit counter register | |
| JPH0436486B2 (enExample) | ||
| US4663545A (en) | High speed state machine | |
| US4636657A (en) | High speed CMOS clock generator | |
| JPS58209225A (ja) | 3ステ−ト出力回路 | |
| US4891534A (en) | Circuit for comparing magnitudes of binary signals | |
| US4613774A (en) | Unitary multiplexer-decoder circuit | |
| JPS6260759B2 (enExample) | ||
| JPS623515B2 (enExample) | ||
| JPS5842558B2 (ja) | アドレス バッファ回路 | |
| JPH0212694A (ja) | 半導体記憶装置 | |
| JPS6043586B2 (ja) | アドレスデコ−ダ回路 | |
| JPS6146919B2 (enExample) | ||
| JP2861556B2 (ja) | デコード回路 | |
| JP2822401B2 (ja) | バス駆動回路 | |
| JPS62188097A (ja) | 半導体メモリ回路 | |
| JP2561479B2 (ja) | 半導体回路 | |
| US5446401A (en) | Synchronous dual word decoding using PLA | |
| JPH1050073A (ja) | 半導体記憶装置 | |
| JPH0136200B2 (enExample) | ||
| JPS60187997A (ja) | 読み出し専用メモリ |