JPH04335169A - Conduction inspecting method of printed wiring board - Google Patents
Conduction inspecting method of printed wiring boardInfo
- Publication number
- JPH04335169A JPH04335169A JP3133624A JP13362491A JPH04335169A JP H04335169 A JPH04335169 A JP H04335169A JP 3133624 A JP3133624 A JP 3133624A JP 13362491 A JP13362491 A JP 13362491A JP H04335169 A JPH04335169 A JP H04335169A
- Authority
- JP
- Japan
- Prior art keywords
- net
- wiring
- continuity
- conducting
- printed wiring
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 238000000034 method Methods 0.000 title description 7
- 238000012360 testing method Methods 0.000 claims description 35
- 238000012545 processing Methods 0.000 abstract description 26
- 238000004519 manufacturing process Methods 0.000 abstract description 7
- 238000007689 inspection Methods 0.000 abstract 4
- 238000012986 modification Methods 0.000 description 11
- 230000004048 modification Effects 0.000 description 11
- 230000007547 defect Effects 0.000 description 5
- 238000010586 diagram Methods 0.000 description 5
- 230000002950 deficient Effects 0.000 description 3
- 230000000694 effects Effects 0.000 description 2
- 238000007796 conventional method Methods 0.000 description 1
- 238000012805 post-processing Methods 0.000 description 1
Abstract
Description
【0001】0001
【技術分野】本発明はプリント配線基板の導通検査方式
に関し、特に導通検査用のデータの改良に関するもので
ある。BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a method for testing continuity of printed wiring boards, and more particularly to improving data for testing continuity.
【0002】0002
【従来技術】従来のプリント配線基板の導通検査方式は
図3に示すように導通検査対象プリント配線基板1に対
する導通検査データ6、導通検査処理部3、製造不良に
よる断線箇所の布線指示を行う布線改造指示処理部7、
納品処理部4、布線改造処理部5で構成されている。2. Description of the Related Art As shown in FIG. 3, a conventional continuity testing method for a printed wiring board includes continuity testing data 6 for a printed wiring board 1 to be tested for continuity, a continuity testing processing section 3, and wiring instructions for locations of disconnections due to manufacturing defects. Wiring modification instruction processing unit 7;
It consists of a delivery processing section 4 and a wiring modification processing section 5.
【0003】導通検査データ6の内容は図4に示すよう
に各ネット(NET)に対する導通ポイントのみが定義
されている。As shown in FIG. 4, the continuity test data 6 defines only the continuity points for each net (NET).
【0004】次に動作について説明する。導通検査対象
プリント配線基板1及び導通検査データ6を入力して、
導通検査処理部3で各ネットの導通ポイントの導通検査
をする。この結果、製造不良による断線が発見された場
合、布線改造にて処理し、製品として適用すべく布線改
造指示処理部7において布線箇所を指示する。Next, the operation will be explained. Input the printed wiring board 1 to be tested for continuity and the continuity test data 6,
The continuity test processing section 3 performs a continuity test on the continuity points of each net. As a result, if a disconnection due to a manufacturing defect is discovered, the wiring modification instruction processing unit 7 instructs the wiring location in order to handle it by modifying the wiring and apply it as a product.
【0005】納品処理部4を経由して納品されたプリン
ト配線基板に対して、布線改造処理部5で布線処理を行
い、製品として適用する。[0005] The printed wiring board delivered via the delivery processing section 4 is subjected to wiring processing in the wiring modification processing section 5 and is applied as a product.
【0006】この従来のプリント配線基板の導通検査方
式では、製造不良による断線が発生したネットの種別の
判断が最初の工程の導通検査処理部3ではつかず、最終
工程の布線改造処理部5で判断しなければならず、布線
による改造処理が不可のネットが含まれているプリント
配線基板においては、今までの工程がすべて無駄になる
という問題点がある。In this conventional printed wiring board continuity testing method, the type of net in which a disconnection has occurred due to a manufacturing defect cannot be determined in the continuity testing processing unit 3 in the first process, and the wiring modification processing unit 5 in the final process For printed wiring boards that include nets that cannot be modified by wiring, there is a problem in that all of the processes up to now are wasted.
【0007】[0007]
【発明の目的】そこで、本発明はかかる従来のものの欠
点を解消すべくなされたものであって、その目的とする
ところは、導通検査時に不良ネットが布線可能かどうか
を識別するようにしたプリント配線基板の導通検査方式
を提供することにある。[Object of the Invention] Therefore, the present invention has been made to eliminate the drawbacks of the conventional ones, and its purpose is to identify whether or not a defective net can be wired during a continuity test. An object of the present invention is to provide a continuity testing method for a printed wiring board.
【0008】[0008]
【発明の構成】本発明によれば、プリント配線基板の導
通検査データとして、各ネット毎の導通箇所を定める導
通ポイント情報の他に、そのネットが布線可能か否かを
示す識別マークを含み、この導通検査データにより導通
検査を行うことを特徴とするプリント基板の導通検査方
式が得られる。[Structure of the Invention] According to the present invention, the continuity test data of a printed wiring board includes, in addition to continuity point information that determines the continuity point of each net, an identification mark indicating whether or not the net can be wired. , a continuity testing method for a printed circuit board is obtained, which is characterized in that a continuity test is performed using this continuity testing data.
【0009】[0009]
【実施例】次に本発明の実施例について図面を参照して
説明する。Embodiments Next, embodiments of the present invention will be described with reference to the drawings.
【0010】図1は本発明の一実施例を示す処理図であ
り、図2は本発明で使用する導通検査データの内容の一
例である。FIG. 1 is a processing diagram showing one embodiment of the present invention, and FIG. 2 is an example of the contents of continuity test data used in the present invention.
【0011】本発明のプリント配線基板の導通検査方式
は、導通検査処理部3、納品処理部4、布線改造指示部
7、布線改造処理部5で構成されている。The continuity testing method for printed wiring boards of the present invention is comprised of a continuity testing processing section 3, a delivery processing section 4, a wiring modification instruction section 7, and a wiring modification processing section 5.
【0012】これに使用される導通検査データ2内に加
味された識別マークとして、“10”及び“1”を各ネ
ットに付与しておく。“10”はクロック配線等のネッ
トであり布線が不可のネットを示し、“1”は通常配線
ネットであり、布線可能ネットと定義する。"10" and "1" are given to each net as identification marks added to the continuity test data 2 used for this purpose. "10" indicates a net such as a clock wiring, which cannot be wired, and "1" indicates a normal wiring net, which is defined as a net that can be wired.
【0013】導通検査処理部3では、導通検査対象プリ
ント配線基板1とこれに対応する導通検査データ2とを
入力して導通検査を行い、製造不良による断線やショー
トの有無を判定する。製造不良が有りの場合は、布線対
応不可ネットであるかどうかを、導通検査データ2内に
定義された識別マークの“10”、“1”により判断す
る。The continuity test processing unit 3 inputs the printed wiring board 1 to be tested for continuity and the continuity test data 2 corresponding thereto, performs a continuity test, and determines whether or not there is a disconnection or short circuit due to a manufacturing defect. If there is a manufacturing defect, it is determined whether the net is incompatible with wiring based on the identification marks "10" and "1" defined in the continuity test data 2.
【0014】この時、識別マーク“10”が定義されて
いるネットが存在すれば、この時点で不良品と判断し、
後工程の処理はせず、プリント配線基板の再作をする。[0014] At this time, if there is a net for which the identification mark "10" is defined, it is determined that the product is defective at this point, and
The printed wiring board is remade without post-processing.
【0015】また、識別マーク“1”のみが定義されて
いるネットだけであれば、布線対応可能であるため、後
工程の布線改造指示部7、納品処理部4、布線改造処理
部5の処理をし、製品として適用する。[0015] Also, since it is possible to handle the wiring if only the net has only the identification mark "1" defined, the wiring modification instruction section 7, the delivery processing section 4, and the wiring modification processing section in the subsequent process 5 and apply it as a product.
【0016】[0016]
【発明の効果】以上説明したように本発明によれば、導
通検査データ内に各ネットの導通ポイントの他に、その
ネットの識別マークを加味することにより、導通検査時
に不良ネットが布線対応可能かどうか判断できる。この
ため、それ以後の処理をすべきかどうかの判断もその場
で対応できるため、無駄な工程を処理しなくてすむとい
う効果を有する。Effects of the Invention As explained above, according to the present invention, by adding the identification mark of each net in addition to the continuity point of each net in the continuity test data, it is possible to detect defective nets during the continuity test. You can decide whether it is possible. Therefore, it is possible to decide on the spot whether or not to carry out subsequent processing, which has the effect of eliminating the need for wasteful steps.
【図1】本発明の実施例の処理を示すフロー図である。FIG. 1 is a flow diagram showing processing in an embodiment of the present invention.
【図2】本発明の実施例に用いる導通検査データの例を
示す図である。FIG. 2 is a diagram showing an example of continuity test data used in the embodiment of the present invention.
【図3】従来のプリント配線基板の導通検査方式を示す
処理フロー図である。FIG. 3 is a process flow diagram showing a conventional continuity testing method for a printed wiring board.
【図4】従来方式に用いられる導通検査データの例を示
す図である。FIG. 4 is a diagram showing an example of continuity test data used in the conventional method.
1 導通検査対象プリント配線基板 2,6 導通検査データ 3 導通検査処理部 4 納品処理部 5 布線改造処理部 7 布線改造指示処理部 1 Printed wiring board to be tested for continuity 2, 6 Continuity test data 3 Continuity test processing section 4 Delivery processing department 5 Wiring modification processing department 7 Wiring modification instruction processing section
Claims (1)
して、各ネット毎の導通箇所を定める導通ポイント情報
の他に、そのネットが布線可能か否かを示す識別マーク
を含み、この導通検査データにより導通検査を行うこと
を特徴とするプリント基板の導通検査方式。[Claim 1] Continuity test data for a printed wiring board includes continuity point information that determines the continuity point for each net, as well as an identification mark that indicates whether or not the net can be wired. A continuity testing method for printed circuit boards that is characterized by conducting a continuity test.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP3133624A JPH04335169A (en) | 1991-05-09 | 1991-05-09 | Conduction inspecting method of printed wiring board |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP3133624A JPH04335169A (en) | 1991-05-09 | 1991-05-09 | Conduction inspecting method of printed wiring board |
Publications (1)
Publication Number | Publication Date |
---|---|
JPH04335169A true JPH04335169A (en) | 1992-11-24 |
Family
ID=15109173
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP3133624A Pending JPH04335169A (en) | 1991-05-09 | 1991-05-09 | Conduction inspecting method of printed wiring board |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPH04335169A (en) |
-
1991
- 1991-05-09 JP JP3133624A patent/JPH04335169A/en active Pending
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPH04335169A (en) | Conduction inspecting method of printed wiring board | |
JP2943161B2 (en) | Failure simulation method | |
JP2966185B2 (en) | Failure detection method | |
JPH06347499A (en) | Printed plate wiring test processing method | |
JP2000304829A (en) | Semiconductor inspection method | |
JP2004287609A (en) | Setting method of product inspection content, changing method of product inspection content, setting system of product inspection content and changing system of product inspection content | |
JPH10170585A (en) | Inspection method for circuit board | |
JPH09264938A (en) | Device and method for testing integrated circuit and device and method for designing integrated circuit | |
JPH11183572A (en) | Method and system for inspection of wiring inspection apparatus | |
JPH10247208A (en) | Method and device for testing integrated circuit | |
JPH06331327A (en) | Inspection of cream solder printing state | |
JPH01156680A (en) | Fault diagnosing method for logic circuit | |
JPS61156828A (en) | Semiconductor device | |
JPH0785129A (en) | Test pattern generating method | |
JP2003258499A (en) | Inspection subject decision unit, program, and method therefor | |
JPH11337626A (en) | Method for inspecting fault in mounting board | |
JPH0540151A (en) | Scan path failure diagnosis method | |
JP2964523B2 (en) | In-circuit test equipment | |
JP2003004791A (en) | Generation method for position data | |
JPH11345883A (en) | Method and device for inspecting layout of semiconductor integrated circuit | |
JPS61147168A (en) | Inspecting method of printed board | |
JPS60154637A (en) | Integrated circuit device | |
JPH0526961A (en) | Method and apparatus for estimating defective part in lsi | |
JPH07121576A (en) | Failure simulation device | |
JPH06324117A (en) | Method and device for calculating failure detecting rate |