JPH042980B2 - - Google Patents
Info
- Publication number
- JPH042980B2 JPH042980B2 JP56081837A JP8183781A JPH042980B2 JP H042980 B2 JPH042980 B2 JP H042980B2 JP 56081837 A JP56081837 A JP 56081837A JP 8183781 A JP8183781 A JP 8183781A JP H042980 B2 JPH042980 B2 JP H042980B2
- Authority
- JP
- Japan
- Prior art keywords
- signal
- transfer
- bus
- data processing
- data
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/38—Information transfer, e.g. on bus
- G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation
- G06F13/4204—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus
- G06F13/4221—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being an input/output bus, e.g. ISA bus, EISA bus, PCI bus, SCSI bus
- G06F13/4226—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being an input/output bus, e.g. ISA bus, EISA bus, PCI bus, SCSI bus with asynchronous protocol
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Multi Processors (AREA)
- Information Transfer Systems (AREA)
- Small-Scale Networks (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP8183781A JPS57197629A (en) | 1981-05-30 | 1981-05-30 | Data transferring system |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP8183781A JPS57197629A (en) | 1981-05-30 | 1981-05-30 | Data transferring system |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS57197629A JPS57197629A (en) | 1982-12-03 |
| JPH042980B2 true JPH042980B2 (enExample) | 1992-01-21 |
Family
ID=13757575
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP8183781A Granted JPS57197629A (en) | 1981-05-30 | 1981-05-30 | Data transferring system |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS57197629A (enExample) |
Families Citing this family (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2543552B2 (ja) * | 1986-10-17 | 1996-10-16 | 富士通株式会社 | 転送識別回路を有するデ―タ転送システム |
| JPH0351943A (ja) * | 1989-07-19 | 1991-03-06 | Fujitsu Ltd | 高速バスと低速バスのバスライン共用化方式 |
| JPH03278156A (ja) * | 1990-03-27 | 1991-12-09 | Pfu Ltd | バスアクセス制御方式 |
| EP0897161B1 (en) | 1997-08-07 | 2007-10-10 | Fujitsu Limited | Optical scanning-type touch panel |
| JP2963426B2 (ja) * | 1998-03-19 | 1999-10-18 | 三菱電機株式会社 | バスブリッジ装置及びトランザクションフォワード方法 |
Family Cites Families (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS49112544A (enExample) * | 1973-02-23 | 1974-10-26 | ||
| JPS5361928A (en) * | 1976-11-16 | 1978-06-02 | Nippon Telegr & Teleph Corp <Ntt> | Data transfer system |
| JPS5462740A (en) * | 1977-10-28 | 1979-05-21 | Hitachi Ltd | Input-output controller |
| JPS5476034A (en) * | 1977-11-30 | 1979-06-18 | Fujitsu Ltd | Bus data transfer system |
-
1981
- 1981-05-30 JP JP8183781A patent/JPS57197629A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS57197629A (en) | 1982-12-03 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| EP0476990B1 (en) | Dynamic bus arbitration | |
| US4979097A (en) | Method and apparatus for interconnecting busses in a multibus computer system | |
| EP0760135B1 (en) | Method and apparatus for maintaining transaction ordering and supporting deferred replies in a bus bridge | |
| US4763249A (en) | Bus device for use in a computer system having a synchronous bus | |
| JPS5930293B2 (ja) | デ−タ処理システムにおいて結合された共通バス用ア−キテクチャ | |
| EP0786726A2 (en) | Interrupt sharing technique for PCMCIA cards | |
| JPH0772889B2 (ja) | 情報処理システム | |
| AU642405B2 (en) | Priority apparatus having programmable node dwell time | |
| GB2365596A (en) | Transfer acknowledgement in a bus system | |
| EP0261497B1 (en) | Semaphore circuit for shared memory cells | |
| US6279066B1 (en) | System for negotiating access to a shared resource by arbitration logic in a shared resource negotiator | |
| US5611056A (en) | Method for controlling the expansion of connections to a SCSI bus | |
| US4837767A (en) | Bus adapter module with improved error recovery in a multibus computer system | |
| JPH042980B2 (enExample) | ||
| JPS6032225B2 (ja) | 自動デ−タ操舵兼デ−タ書式化装置 | |
| JP3703532B2 (ja) | 多重化アドレスバスを備えたコンピュータシステム | |
| US20030140189A1 (en) | Method and apparatus for resource sharing in a multi-processor system | |
| JPH07200432A (ja) | データ通信方法及びシステム連結装置 | |
| US6625678B1 (en) | Livelock avoidance method | |
| JPH081632B2 (ja) | 共有バスを有するデータ処理システムおよびその優先度決定回路 | |
| JP3240863B2 (ja) | 調停回路 | |
| US6292861B1 (en) | Processor having interface with bus arbitration circuit | |
| JP2713204B2 (ja) | 情報処理システム | |
| JP2724797B2 (ja) | ダイレクト・メモリ・アクセス・システム | |
| JP2000029824A (ja) | 階層型バスシステムとバス変換装置 |