JPH04274304A - Inductor for integrated circuit - Google Patents

Inductor for integrated circuit

Info

Publication number
JPH04274304A
JPH04274304A JP5972291A JP5972291A JPH04274304A JP H04274304 A JPH04274304 A JP H04274304A JP 5972291 A JP5972291 A JP 5972291A JP 5972291 A JP5972291 A JP 5972291A JP H04274304 A JPH04274304 A JP H04274304A
Authority
JP
Japan
Prior art keywords
inductor
conductor line
conductor path
integrated circuit
ferromagnetic
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Withdrawn
Application number
JP5972291A
Other languages
Japanese (ja)
Inventor
Shigero Hayashi
茂郎 林
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Sumitomo Electric Industries Ltd
Original Assignee
Sumitomo Electric Industries Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sumitomo Electric Industries Ltd filed Critical Sumitomo Electric Industries Ltd
Priority to JP5972291A priority Critical patent/JPH04274304A/en
Publication of JPH04274304A publication Critical patent/JPH04274304A/en
Withdrawn legal-status Critical Current

Links

Abstract

PURPOSE:To provide a product, which has an occupied area smaller in relation to the magnitude of its inductance and which causes less noise emissions, by providing ferromagnetic layers on both sides of a conductor path, which is laid over a substrate, without a substantial contact therebetween. CONSTITUTION:Firstly, two layers are formed over a substrate 2 in the order of a ferromagnetic layer 4b and an insulating layer 5b. Then, a conductor path 3 is vapor-deposited over these layers. And thirdly, an insulating layer 5a and then a ferromagnetic layer 4a are further superimposed over the conductor path 3. The conductor path 3 is not limited to a coiled pattern, but may be replaced with a linear pattern. The ferromagnetic layers 4a and 4b are made up of ferrite. In an integrated circuit 1 with the aforementioned structure, a magnetic field emerging around the conductor path 3 is confined between the ferromagnetic layers 4a and 4b, thereby augmenting the inductance of the IC. Thus, it becomes possible to provide a product which occupies less area and emits less noise.

Description

【発明の詳細な説明】[Detailed description of the invention]

【0001】0001

【産業上の利用分野】本発明は、集積回路用インダクタ
に関する。より詳細には、本発明は、半導体素子等と共
に集積回路素子として基板上に造り込むことができるイ
ンダクタの新規な構成に関する。
BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to inductors for integrated circuits. More particularly, the present invention relates to a novel configuration of an inductor that can be built on a substrate as an integrated circuit element along with semiconductor elements and the like.

【0002】0002

【従来の技術】近年の集積回路製造技術の進歩は目覚ま
しく、殆どあらゆる種類の素子を含む回路を集積化する
ことが可能になっている。
2. Description of the Related Art Recent advances in integrated circuit manufacturing technology have been remarkable, and it has become possible to integrate circuits containing almost all types of elements.

【0003】図2は、集積回路用に基板上に造り込むこ
とができるインダクタの典型的な構成を示す図である。
FIG. 2 is a diagram illustrating a typical configuration of an inductor that can be built onto a substrate for an integrated circuit.

【0004】同図に示すように、このインダクタ1は、
基板2上に形成されたコイル状導体線路3aと、コイル
状導体線路3aの中心の端部を外部に接続するための直
線状導体線路3bとから構成されている。尚、コイル状
導体線路3aと直線状導体線路3bとの間には、コイル
状導体線路3aの中間部分と直線状導体線路3bとの短
絡を防止するための絶縁体層が設けられている。
As shown in the figure, this inductor 1 is
It consists of a coiled conductor line 3a formed on the substrate 2, and a straight conductor line 3b for connecting the central end of the coiled conductor line 3a to the outside. Note that an insulating layer is provided between the coiled conductor line 3a and the straight conductor line 3b to prevent a short circuit between the intermediate portion of the coiled conductor line 3a and the straight conductor line 3b.

【0005】[0005]

【発明が解決しようとする課題】上述のように構成され
た従来の集積回路用インダクタには、以下のような問題
がある。
The conventional inductor for integrated circuits constructed as described above has the following problems.

【0006】即ち、このインダクタの有するインダクタ
ンスはコイル状導体線路3aの巻数に専ら依存するので
、インダクタンスの大きなインダクタを作製しようとす
るとその専有面積は必然的に拡大する。換言すれば、実
際に集積回路中に作製することができるインダクタのイ
ンダクタンスには制限がある。
That is, since the inductance of this inductor depends exclusively on the number of turns of the coiled conductor line 3a, if an inductor with a large inductance is to be manufactured, its occupied area will inevitably increase. In other words, there is a limit to the inductance of an inductor that can actually be fabricated in an integrated circuit.

【0007】また、一般に、集積回路中に造り込まれた
インダクタはノイズの放射が大きいので、集積密度の高
い集積回路中ではその取扱いが非常に難しい。
Furthermore, since inductors built into integrated circuits generally emit a large amount of noise, it is very difficult to handle them in integrated circuits with high integration density.

【0008】そこで、本発明は、上記従来技術の問題点
を解決し、そのインダクタンスの大きさに比して専有面
積が小さく、且つ、ノイズの放射が少ない新規な集積回
路用インダクタを提供することをその目的としている。
SUMMARY OF THE INVENTION Therefore, an object of the present invention is to solve the above-mentioned problems of the prior art, and to provide a new inductor for integrated circuits that occupies a small area compared to the size of its inductance and emits less noise. is its purpose.

【0009】[0009]

【課題を解決するための手段】即ち、本発明に従うと、
基板上に形成された導体線路を含む集積回路において使
用されるインダクタであって、該導体線路の所定区間に
おいて、該導体線路に実質的に隣接して形成された強磁
性体層を備えることを特徴とする集積回路用インダクタ
が提供される。
[Means for Solving the Problems] That is, according to the present invention,
An inductor for use in an integrated circuit including a conductor line formed on a substrate, comprising a ferromagnetic layer formed substantially adjacent to the conductor line in a predetermined section of the conductor line. An inductor for integrated circuits is provided.

【0010】0010

【作用】本発明に係る集積回路用インダクタは、導体線
路と、その導体線路に実質的に隣接して形成された強磁
性体層とを具備することを主要な特徴としている。
The main feature of the inductor for an integrated circuit according to the present invention is that it includes a conductor line and a ferromagnetic layer formed substantially adjacent to the conductor line.

【0011】従来の集積回路用インダクタは、基板上に
形成されたコイル状導体線路により構成されていたので
、基板上での専有面積が大きくなる一方で得られるイン
ダクタンスが小さく、また、放射するノイズも大きかっ
た。
[0011] Conventional inductors for integrated circuits have been constructed of coiled conductor lines formed on a substrate, so while the area occupied on the substrate is large, the obtained inductance is small, and the noise emitted is small. It was also big.

【0012】これに対して、本発明に係る集積回路用イ
ンダクタは、基板上の導体線路に隣接して強磁性体層を
設けることにより、導体線路の周囲に形成される磁界を
強磁性体層中に閉じ込め、そのインダクタンスを大きく
すると共に、外部へのノイズの放射も抑制している。ま
た、導体線路自体は、コイル状のパターンとする必要が
ないので、従来のインダクタに比較すると、基板上での
専有面積は著しく縮小される。
In contrast, in the inductor for integrated circuits according to the present invention, by providing a ferromagnetic layer adjacent to the conductor line on the substrate, the magnetic field formed around the conductor line is reduced by the ferromagnetic layer. In addition to increasing its inductance, it also suppresses noise radiation to the outside. Further, since the conductor line itself does not need to be formed into a coil-like pattern, the area occupied on the substrate is significantly reduced compared to a conventional inductor.

【0013】尚、本発明に係る集積回路用インダクタに
おける強磁性体層は、例えば、フェライト等によって形
成することができる。
The ferromagnetic layer in the inductor for integrated circuits according to the present invention can be formed of, for example, ferrite.

【0014】また、フェライト等の強磁性体は、一般に
完全な絶縁体ではないので、導体線路の直上または直下
に強磁性体層を形成すると、強磁性体層によって導体線
路が短絡される恐れがある。従って、導体線路と強磁性
体層との間にはそれぞれ絶縁体層を形成することが好ま
しい。
Furthermore, since ferrite and other ferromagnetic materials are generally not perfect insulators, if a ferromagnetic layer is formed directly above or below a conductor line, there is a risk that the ferromagnetic layer will short-circuit the conductor line. be. Therefore, it is preferable to form an insulating layer between each conductor line and the ferromagnetic layer.

【0015】以下、実施例を挙げて本発明をより具体的
に説明するが、以下の開示は本発明の一実施例に過ぎず
、本発明の技術的範囲を何ら限定するものではない。
[0015] Hereinafter, the present invention will be explained in more detail with reference to Examples. However, the following disclosure is merely an example of the present invention, and is not intended to limit the technical scope of the present invention in any way.

【0016】[0016]

【実施例】図1は、本発明に係る集積回路用インダクタ
の具体的な構成例を示す側面図である。
DESCRIPTION OF THE PREFERRED EMBODIMENTS FIG. 1 is a side view showing a specific example of the structure of an inductor for integrated circuits according to the present invention.

【0017】同図に示すように、この集積回路用インダ
クタは、基板2上に形成された導体線路3と、導体線路
3を挟むように形成された1対の強磁性体層4a、4b
とから主に構成されている。また、導体線路3と強磁性
体層4a、4bとの間には、それぞれ絶縁体層5a、5
bが形成されている。
As shown in the figure, this inductor for an integrated circuit includes a conductor line 3 formed on a substrate 2, and a pair of ferromagnetic layers 4a and 4b formed to sandwich the conductor line 3.
It is mainly composed of. Further, between the conductor line 3 and the ferromagnetic layers 4a and 4b, there are insulator layers 5a and 5, respectively.
b is formed.

【0018】以上のように構成された集積回路用インダ
クタ1においては、導体線路3の周囲に発生した磁界は
強磁性体層4a、4bの内部に閉じ込められるので、強
磁性体層4a、4bに挟まれた区間の導体線路3のイン
ダクタンスが大きくなる。
In the integrated circuit inductor 1 constructed as described above, the magnetic field generated around the conductor line 3 is confined within the ferromagnetic layers 4a, 4b. The inductance of the conductor line 3 in the sandwiched section increases.

【0019】〔作製例〕図1に示した構造のインダクタ
を実際に作製した。
[Manufacturing Example] An inductor having the structure shown in FIG. 1 was actually manufactured.

【0020】まず、基板2上に、CrO2 を含有する
ガラスを堆積させることにより、厚さ15μmの強磁性
体層4bを形成した。続いて、厚膜印刷法により強磁性
体層4b上にガラスを堆積させることにより、厚さ20
μmの絶縁体層5bを形成した。次に、蒸着法により、
導体線路3を形成した。尚、導体線路3は、線幅50μ
m、厚さ2μmの直線状のパターンとした。以下、同様
な方法で絶縁体層5aおよび強磁性体層4aを順次形成
して、図1に示したような構造のインダクタを得た。
First, a 15 μm thick ferromagnetic layer 4b was formed on the substrate 2 by depositing glass containing CrO2. Subsequently, by depositing glass on the ferromagnetic layer 4b using a thick film printing method, a thickness of 20
An insulator layer 5b having a thickness of μm was formed. Next, by vapor deposition method,
A conductor line 3 was formed. Note that the conductor line 3 has a line width of 50 μm.
The pattern was a linear pattern with a thickness of 2 μm and a thickness of 2 μm. Thereafter, an insulating layer 5a and a ferromagnetic layer 4a were sequentially formed in a similar manner to obtain an inductor having the structure shown in FIG. 1.

【0021】[0021]

【発明の効果】以上説明したように、本発明に係る集積
回路用インダクタは、その独自の構成により、小さな専
有面積で大きなインダクタンスを有しており、特に集積
回路素子として好ましい。また、ノイズの放射も少なく
、この点でも集積回路素子として好ましい。
As explained above, the inductor for integrated circuits according to the present invention has a large inductance in a small occupied area due to its unique structure, and is particularly preferable as an integrated circuit element. Furthermore, it emits less noise, which makes it preferable as an integrated circuit element.

【図面の簡単な説明】[Brief explanation of the drawing]

【図1】本発明に係る集積回路用インダクタの具体的な
構成例を示す図である。
FIG. 1 is a diagram showing a specific configuration example of an inductor for an integrated circuit according to the present invention.

【図2】従来の集積回路用インダクタにおける導体線路
パターンを示す図である。
FIG. 2 is a diagram showing a conductor line pattern in a conventional inductor for integrated circuits.

【符号の説明】[Explanation of symbols]

1    インダクタ、 2    基板、 3    導体線路、 3a  コイル状導体線路、 3b  直線状導体線路、 4a、4b    強磁性体層、 5a、5b    絶縁体層 1 Inductor, 2     Substrate, 3 Conductor line, 3a Coiled conductor line, 3b Straight conductor line, 4a, 4b ferromagnetic layer, 5a, 5b Insulator layer

Claims (2)

【特許請求の範囲】[Claims] 【請求項1】基板上に形成された導体線路を含む集積回
路において使用されるインダクタであって、該導体線路
の所定区間において、該導体線路に実質的に隣接して形
成された強磁性体層を備えることを特徴とする集積回路
用インダクタ。
1. An inductor for use in an integrated circuit including a conductor line formed on a substrate, the ferromagnetic material being formed substantially adjacent to the conductor line in a predetermined section of the conductor line. An inductor for an integrated circuit, comprising a layer.
【請求項2】請求項1に記載された集積回路用インダク
タにおいて、前記強磁性体層が前記導体線路の上層およ
び/または下層に、絶縁体層を介して形成されたフェラ
イト層であることを特徴とする集積回路用インダクタ。
2. The inductor for an integrated circuit according to claim 1, wherein the ferromagnetic layer is a ferrite layer formed above and/or below the conductor line via an insulating layer. Features of inductors for integrated circuits.
JP5972291A 1991-03-01 1991-03-01 Inductor for integrated circuit Withdrawn JPH04274304A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP5972291A JPH04274304A (en) 1991-03-01 1991-03-01 Inductor for integrated circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP5972291A JPH04274304A (en) 1991-03-01 1991-03-01 Inductor for integrated circuit

Publications (1)

Publication Number Publication Date
JPH04274304A true JPH04274304A (en) 1992-09-30

Family

ID=13121379

Family Applications (1)

Application Number Title Priority Date Filing Date
JP5972291A Withdrawn JPH04274304A (en) 1991-03-01 1991-03-01 Inductor for integrated circuit

Country Status (1)

Country Link
JP (1) JPH04274304A (en)

Similar Documents

Publication Publication Date Title
EP0413348B1 (en) Semiconductor integrated circuit
JPH10172831A (en) Laminated inductor
US20020105052A1 (en) Method of manufacturing laminated ceramic electronic component, and laminated ceramic electronic component
US6992556B2 (en) Inductor part, and method of producing the same
JPH097835A (en) Laminated noise countermeasure component
US6069397A (en) Integrable using amorphous magnetic material circuit inductor
JPH05190333A (en) Multilayered type spiral inductor
JPH04237106A (en) Integrated inductance element and integrated transformer
JPH0888126A (en) Laminated transformer
JP3109839B2 (en) High frequency thin film transformer
JPH04274304A (en) Inductor for integrated circuit
JPH0729732A (en) Thin film magnetic element
JPH1167541A (en) Inductor device
JPS62190913A (en) Resonator
US10958232B2 (en) LC filter
JP2842281B2 (en) Oxide superconducting flux transformer and manufacturing method thereof
JPH0917634A (en) Multilayer type inductor
JPH04364710A (en) Chip transformer
JPH0950916A (en) Thin-film magnetic element
JPH01173611A (en) Manufacture of laminated inductor
JPH07161529A (en) Multilayer electronic device
JPH0710913U (en) Chip inductor
JPS5846197B2 (en) Josephson junction device and its manufacturing method
JPS6373606A (en) Manufacture of thick film inductor
JPS62165718A (en) Thin film magnetic head

Legal Events

Date Code Title Description
A300 Application deemed to be withdrawn because no request for examination was validly filed

Free format text: JAPANESE INTERMEDIATE CODE: A300

Effective date: 19980514