JPH04238517A - Power-saving control system - Google Patents
Power-saving control systemInfo
- Publication number
- JPH04238517A JPH04238517A JP3020318A JP2031891A JPH04238517A JP H04238517 A JPH04238517 A JP H04238517A JP 3020318 A JP3020318 A JP 3020318A JP 2031891 A JP2031891 A JP 2031891A JP H04238517 A JPH04238517 A JP H04238517A
- Authority
- JP
- Japan
- Prior art keywords
- power
- input
- peripheral hardware
- output
- battery
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 230000002093 peripheral effect Effects 0.000 claims abstract description 23
- 238000012544 monitoring process Methods 0.000 claims description 10
- 238000000034 method Methods 0.000 claims description 6
- 230000002542 deteriorative effect Effects 0.000 abstract description 2
- 238000004891 communication Methods 0.000 description 5
- 230000000694 effects Effects 0.000 description 3
- 238000010586 diagram Methods 0.000 description 2
- 230000006866 deterioration Effects 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
Abstract
Description
【０００１】0001
【産業上の利用分野】本発明は、デッテリー駆動型コン
ピュータの省電力制御方式に関する。BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a power saving control method for a battery-powered computer.
【０００２】0002
【従来の技術】従来、周辺ハードウェアに対するパワー
オン／オフ制御は、システムで定めた一定の無通信時間
を監視することにより行われていた。2. Description of the Related Art Conventionally, power on/off control for peripheral hardware has been performed by monitoring a certain amount of non-communication time determined by the system.
【０００３】0003
【本発明が解決しようとする問題点】上述した従来の技
術では、業務プログラム群の処理とは無関係にシステム
で定めた一定時間を監視することにより行っており、ま
た周辺ハードウェアへのパワーオン時、ある程度の立ち
上がり時間を必要とする。この為、省電力効果を最大に
するには、監視時間を短くする必要があるが、反面、業
務プログラムのレスポンスが悪化するという欠点があっ
た。[Problems to be solved by the present invention] In the above-mentioned conventional technology, this is done by monitoring a certain period of time determined by the system, regardless of the processing of the business program group, and also by monitoring the power-on of peripheral hardware. It requires a certain amount of startup time. Therefore, in order to maximize the power saving effect, it is necessary to shorten the monitoring time, but on the other hand, there is a drawback that the response of the business program deteriorates.
【０００４】本発明は、このような問題点を解決するた
めになされたもので、業務プログラムのレスポンスを悪
化させることなく、バッテリーの電力消費を最小限に抑
えるようにした省電力制御方式を提供することを目的と
する。The present invention has been made to solve these problems, and provides a power-saving control method that minimizes battery power consumption without deteriorating the response of business programs. The purpose is to
【０００５】[0005]
【問題点を解決するための手段】本発明は上記問題点を
解決し得る省電力制御方式に関するもので、業務プログ
ラムからの入出力要求に対応して周辺ハードウェアへの
処理を行う入出力制御部と、周辺ハードウェアへの入出
力間隔及び単位時間当たりの入出力回数を監視し、その
監視結果に基づいてバッテリーの電力消費を最小限に抑
えるよう前記周辺ハードウェアへのパワーオン，オフを
制御するパワー制御部とを備えている。[Means for Solving the Problems] The present invention relates to a power saving control method capable of solving the above problems, and is an input/output control method that performs processing on peripheral hardware in response to input/output requests from business programs. monitors the input/output interval and the number of input/outputs per unit time to the peripheral hardware, and turns on and off the power to the peripheral hardware to minimize battery power consumption based on the monitoring results. and a power control section for controlling the power.
【０００６】[0006]
【実施例】次に、本発明の実施例について、図面を参照
して説明する。図１は本発明の一実施例を示す構成図で
ある。Embodiments Next, embodiments of the present invention will be described with reference to the drawings. FIG. 1 is a block diagram showing one embodiment of the present invention.
【０００７】図１において、基本処理装置１には、業務
プログラム２−１，２−２とオペレーティングシステム
３が含まれ、オペレーティングシステム３には、入出力
処理部４とパワー制御部５が含まれる。また、基本処理
装置１には、周辺ハードウェア６が接続されている。こ
の周辺ハードウェア６に対するパワーオン／オフ制御は
、パワー制御部５によって行われ、データの入出力制御
は入出力制御部４によって行われる。In FIG. 1, a basic processing device 1 includes business programs 2-1 and 2-2 and an operating system 3, and the operating system 3 includes an input/output processing section 4 and a power control section 5. . Additionally, peripheral hardware 6 is connected to the basic processing device 1 . Power on/off control for the peripheral hardware 6 is performed by the power control section 5, and data input/output control is performed by the input/output control section 4.
【０００８】次に，本実施例の動作を説明する。まず、
業務プログラム２−１または２−２がデータ入出力命令
（ＲＥＡＤ／ＷＲＩＴＥ命令）を実行する場合、オペレ
ーティングシステム３はその入出力要求を入出力処理部
４に通知する。入出力処理部４は、周辺ハードウェア６
に対する入出力が必要か否かを判断し、それが必要であ
る場合、パワーオン要求をパワー制御部５に通知する。
パワー制御部５はこれを受けて、ハードウェア６がパワ
ーオフ状態であればパワーオンを行い、周辺ハードウェ
アの立ち上がりを待ち合わせた後、パワーオン状態であ
ればただちにパワーオン要求に対する応答を行う。入出
力処理部４は、パワー制御部５からの応答を受けると周
辺ハードウェア６に対する入出力を行い、業務プログラ
ム２に処理結果を通知する。Next, the operation of this embodiment will be explained. first,
When the business program 2-1 or 2-2 executes a data input/output command (READ/WRITE command), the operating system 3 notifies the input/output processing unit 4 of the input/output request. The input/output processing unit 4 includes peripheral hardware 6
It is determined whether input/output is necessary, and if so, a power-on request is notified to the power control unit 5. In response to this, the power control unit 5 powers on the hardware 6 if it is in the power-off state, waits for the peripheral hardware to start up, and then immediately responds to the power-on request if it is in the power-on state. Upon receiving the response from the power control unit 5, the input/output processing unit 4 performs input/output to the peripheral hardware 6, and notifies the business program 2 of the processing results.
【０００９】パワー制御部５は、入出力処理部４からの
パワーオン要求間隔、すなわち周辺ハードウェアへの入
出力間隔に応じて以下の処理を行う。即ち、パワーオン
、入出力、パワーオフまでの処理で最も省電力効果のあ
る最小処理時間をパワーオフの為の最小無通信監視時間
として、周辺ハードウェア６に対する単位時間当たりの
入出力回数を監視する。この場合、単位時間当たりの入
出力回数が直前の単位時間の値より少ない場合は、無通
信監視時間を長くし、多い場合は無通信監視時間を短く
する。また、ある入出力後、無通信監視時間を経過して
も続く入出力が行われない場合、周辺ハードウェア６の
パワーオフを行う。The power control unit 5 performs the following processing depending on the power-on request interval from the input/output processing unit 4, that is, the input/output interval to peripheral hardware. In other words, the number of inputs and outputs per unit time to the peripheral hardware 6 is monitored by using the minimum processing time that is most effective in power saving in the processing from power-on, input/output, and power-off as the minimum non-communication monitoring time for power-off. do. In this case, if the number of inputs/outputs per unit time is less than the value of the previous unit time, the no-communication monitoring time is lengthened, and if it is greater, the no-communication monitoring time is shortened. Further, after a certain input/output, if no further input/output is performed even after the non-communication monitoring time has elapsed, the peripheral hardware 6 is powered off.
【００１０】0010
【発明の効果】以上説明したように、本発明は周辺ハー
ドウェアへの入出力間隔を監視し、パワーオフ間隔を自
動制御するようにしたので、業務プログラムの処理内容
にかかわらず業務プログラムのレスポンス劣化を防止し
つつ、省電力性能を向上することができるという効果が
ある。Effects of the Invention As explained above, the present invention monitors the input/output interval to peripheral hardware and automatically controls the power-off interval, so that the response of the business program is improved regardless of the processing content of the business program. This has the effect of improving power saving performance while preventing deterioration.
【図１】本発明の一実施例を示すブロック図である。FIG. 1 is a block diagram showing one embodiment of the present invention.
１ 基本処理装置 ２−１ 業務プログラム ２−２ 業務プログラム ３ オペレーティングシステム ４ 入出力処理部 ５ パワー制御部 ６ 周辺ハードウェア 1 Basic processing equipment 2-1 Business program 2-2 Business program 3 Operating system 4 Input/output processing section 5 Power control section 6 Peripheral hardware
Claims (1)
いて、業務プログラムからの入出力要求に対応して周辺
ハードウェアへの処理を行う入出力制御部と、周辺ハー
ドウェアへのパワーオン，オフを行うパワー制御部とを
有し、該パワー制御部は周辺ハードウェアへの入出力間
隔及び単位時間当たりの入出力数を監視し、その監視結
果に基づいて前記バッテリーの電力消費を最小限に抑え
るよう前記周辺ハードウェアへのパワーオン，オフを制
御することを特徴とする省電力制御方式。[Claim 1] In a battery-powered computer, an input/output control unit that processes peripheral hardware in response to input/output requests from a business program, and a power control unit that turns power on and off to peripheral hardware. The power control unit monitors input/output intervals and the number of input/outputs per unit time to peripheral hardware, and controls the peripheral hardware to minimize power consumption of the battery based on the monitoring results. A power-saving control method characterized by controlling power on and off to hardware.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP3020318A JPH04238517A (en) | 1991-01-22 | 1991-01-22 | Power-saving control system |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP3020318A JPH04238517A (en) | 1991-01-22 | 1991-01-22 | Power-saving control system |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPH04238517A true JPH04238517A (en) | 1992-08-26 |
Family
ID=12023784
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP3020318A Pending JPH04238517A (en) | 1991-01-22 | 1991-01-22 | Power-saving control system |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPH04238517A (en) |
Cited By (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6112309A (en) * | 1997-04-23 | 2000-08-29 | International Business Machines Corp. | Computer system, device and operation frequency control method |
| US6748546B1 (en) * | 2000-09-26 | 2004-06-08 | Sun Microsystems, Inc. | Method and apparatus for reducing power consumption |
| US6772352B1 (en) * | 2000-09-29 | 2004-08-03 | Intel Corporation | Method and apparatus for reducing the rate of commands being issued if the rate exceeds a threshold which is based upon a temperature curve |
| GB2419985A (en) * | 2004-05-10 | 2006-05-10 | Sony Computer Entertainment Inc | Portable terminal and USB device |
-
1991
- 1991-01-22 JP JP3020318A patent/JPH04238517A/en active Pending
Cited By (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6112309A (en) * | 1997-04-23 | 2000-08-29 | International Business Machines Corp. | Computer system, device and operation frequency control method |
| US6748546B1 (en) * | 2000-09-26 | 2004-06-08 | Sun Microsystems, Inc. | Method and apparatus for reducing power consumption |
| US6772352B1 (en) * | 2000-09-29 | 2004-08-03 | Intel Corporation | Method and apparatus for reducing the rate of commands being issued if the rate exceeds a threshold which is based upon a temperature curve |
| GB2419985A (en) * | 2004-05-10 | 2006-05-10 | Sony Computer Entertainment Inc | Portable terminal and USB device |
| GB2419985B (en) * | 2004-05-10 | 2006-10-04 | Sony Computer Entertainment Inc | Portable terminal and USB device |
| US7895384B2 (en) | 2004-05-10 | 2011-02-22 | Sony Computer Entertainment Inc. | Portable terminal and USB device |
| US8250274B2 (en) | 2004-05-10 | 2012-08-21 | Sony Computer Enterainment Inc. | Portable terminal and USB device |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| KR100352045B1 (en) | Methods and apparatus for reducing power consumption in computer systems | |
| US5878264A (en) | Power sequence controller with wakeup logic for enabling a wakeup interrupt handler procedure | |
| EP2227727B1 (en) | Data processor performance prediction | |
| US6308279B1 (en) | Method and apparatus for power mode transition in a multi-thread processor | |
| KR100241981B1 (en) | An information processing system and a controlling method therefor | |
| JP3090767B2 (en) | Computer system power saving controller | |
| US5628020A (en) | System oscillator gating technique for power management within a computer system | |
| US8108704B2 (en) | Method for automatically switching power states | |
| JPH04130510A (en) | Power saving system for information processor | |
| JPH04333119A (en) | Information processor | |
| US7334138B2 (en) | Windows-driven power management for peripheral devices in a computer system | |
| CA2149546A1 (en) | Method of autonomously reducing power consumption in a computer system | |
| JPH09237463A (en) | Hard disk control method and information processing device | |
| KR20140026308A (en) | Apparatus and method for managing power in multi-core system | |
| JPH04238517A (en) | Power-saving control system | |
| JPH07295694A (en) | Power saving method for arithmetic processor | |
| JP2667411B2 (en) | Personal computer | |
| JP2000100054A (en) | Secondary storage device | |
| JPH04309110A (en) | Information processor | |
| JPH0883133A (en) | Computer system and clock control method for the same | |
| JP2003337634A (en) | Computer apparatus, method for controlling processor, program for running the method by computer, computer- readable recording medium with the program recorded thereon | |
| JP3082103B2 (en) | Processor | |
| JPS63224078A (en) | Magnetic disk device | |
| JPS6316315A (en) | Automatic power supply cut-off system | |
| CN112988228A (en) | Control method and architecture for processor interrupt |