JPH0422877B2 - - Google Patents
Info
- Publication number
- JPH0422877B2 JPH0422877B2 JP24821783A JP24821783A JPH0422877B2 JP H0422877 B2 JPH0422877 B2 JP H0422877B2 JP 24821783 A JP24821783 A JP 24821783A JP 24821783 A JP24821783 A JP 24821783A JP H0422877 B2 JPH0422877 B2 JP H0422877B2
- Authority
- JP
- Japan
- Prior art keywords
- layer
- magnesia
- silicon
- substrate
- spinel
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- C—CHEMISTRY; METALLURGY
- C30—CRYSTAL GROWTH
- C30B—SINGLE-CRYSTAL GROWTH; UNIDIRECTIONAL SOLIDIFICATION OF EUTECTIC MATERIAL OR UNIDIRECTIONAL DEMIXING OF EUTECTOID MATERIAL; REFINING BY ZONE-MELTING OF MATERIAL; PRODUCTION OF A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; SINGLE CRYSTALS OR HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; AFTER-TREATMENT OF SINGLE CRYSTALS OR A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; APPARATUS THEREFOR
- C30B25/00—Single-crystal growth by chemical reaction of reactive gases, e.g. chemical vapour-deposition growth
- C30B25/02—Epitaxial-layer growth
- C30B25/18—Epitaxial-layer growth characterised by the substrate
- C30B25/20—Epitaxial-layer growth characterised by the substrate the substrate being of the same materials as the epitaxial layer
- C30B25/205—Epitaxial-layer growth characterised by the substrate the substrate being of the same materials as the epitaxial layer the substrate being of insulating material
Landscapes
- Chemical & Material Sciences (AREA)
- Chemical Kinetics & Catalysis (AREA)
- General Chemical & Material Sciences (AREA)
- Engineering & Computer Science (AREA)
- Crystallography & Structural Chemistry (AREA)
- Materials Engineering (AREA)
- Metallurgy (AREA)
- Organic Chemistry (AREA)
- Crystals, And After-Treatments Of Crystals (AREA)
- Recrystallisation Techniques (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP24821783A JPS60145993A (ja) | 1983-12-30 | 1983-12-30 | 絶縁性結晶基板 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP24821783A JPS60145993A (ja) | 1983-12-30 | 1983-12-30 | 絶縁性結晶基板 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS60145993A JPS60145993A (ja) | 1985-08-01 |
| JPH0422877B2 true JPH0422877B2 (enExample) | 1992-04-20 |
Family
ID=17174920
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP24821783A Granted JPS60145993A (ja) | 1983-12-30 | 1983-12-30 | 絶縁性結晶基板 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS60145993A (enExample) |
-
1983
- 1983-12-30 JP JP24821783A patent/JPS60145993A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS60145993A (ja) | 1985-08-01 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN101276791B (zh) | 半导体晶片及其制造方法 | |
| EP0159252B1 (en) | Process for the production of semiconductor devices by using silicon-on-isolation techniques | |
| US3385729A (en) | Composite dual dielectric for isolation in integrated circuits and method of making | |
| JP4686480B2 (ja) | 高度な緩和及び低い積層欠陥密度を有する薄いSiGeオン・インシュレータ(SGOI)ウェハを形成する方法。 | |
| EP0501119B1 (en) | Method of producing semiconductor substrate | |
| Fukuda et al. | High quality heteroepitaxial Ge growth on (100) Si by MBE | |
| CN105575770B (zh) | 带碳化硅膜基板及其制造方法、以及半导体装置 | |
| JPH02191320A (ja) | 結晶物品及びその形成方法 | |
| JPH0422877B2 (enExample) | ||
| JPH0618174B2 (ja) | 半導体基板 | |
| US20080128813A1 (en) | Semiconductor Device and Manufacturing Method Thereof | |
| JP3157280B2 (ja) | 半導体装置の製造方法 | |
| JPS60193324A (ja) | 半導体基板の製造方法 | |
| JPS5864045A (ja) | 半導体装置の製造方法 | |
| JP2002261011A (ja) | デバイス用多層構造基板 | |
| JPS5982744A (ja) | Sos基板の製造法 | |
| JPS6012775B2 (ja) | 異質基板上への単結晶半導体層形成方法 | |
| JPS59134819A (ja) | 半導体基板の製造方法 | |
| Miyano et al. | Low thermal budget elevated source/drain technology utilizing novel solid phase epitaxy and selective vapor phase etching | |
| JPS63137412A (ja) | 半導体用基板の製造方法 | |
| JPS60144953A (ja) | 半導体ウエハ | |
| JPS58178519A (ja) | 半導体ウエハ−の製造方法 | |
| JPS62147722A (ja) | エピタキシヤル成長方法 | |
| JPH02105517A (ja) | 半導体装置の製造方法 | |
| JPH0465539B2 (enExample) |