JPH0414377B2 - - Google Patents
Info
- Publication number
- JPH0414377B2 JPH0414377B2 JP59040005A JP4000584A JPH0414377B2 JP H0414377 B2 JPH0414377 B2 JP H0414377B2 JP 59040005 A JP59040005 A JP 59040005A JP 4000584 A JP4000584 A JP 4000584A JP H0414377 B2 JPH0414377 B2 JP H0414377B2
- Authority
- JP
- Japan
- Prior art keywords
- program
- data
- processing request
- memory
- execution unit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/14—Handling requests for interconnection or transfer
- G06F13/20—Handling requests for interconnection or transfer for access to input/output bus
- G06F13/32—Handling requests for interconnection or transfer for access to input/output bus using combination of interrupt and burst mode transfer
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Bus Control (AREA)
Priority Applications (6)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP59040005A JPS60183662A (ja) | 1984-03-02 | 1984-03-02 | 情報処理装置 |
| DE85102394T DE3587643T2 (de) | 1984-03-02 | 1985-03-04 | Informationsverarbeitungseinheit mit Unterbrechungsfunktion. |
| EP85102394A EP0153764B1 (en) | 1984-03-02 | 1985-03-04 | Information processor having an interruption operating function |
| US07/287,622 US5036458A (en) | 1984-03-02 | 1988-12-20 | Information processor executing interruption program without saving contents of program counter |
| US07/691,284 US5159688A (en) | 1984-03-02 | 1991-04-25 | Information processor performing interrupt operation in two modes |
| US07/691,297 US5163150A (en) | 1984-03-02 | 1991-04-25 | Information processor performing interrupt operation without saving contents of program counter |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP59040005A JPS60183662A (ja) | 1984-03-02 | 1984-03-02 | 情報処理装置 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS60183662A JPS60183662A (ja) | 1985-09-19 |
| JPH0414377B2 true JPH0414377B2 (cs) | 1992-03-12 |
Family
ID=12568793
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP59040005A Granted JPS60183662A (ja) | 1984-03-02 | 1984-03-02 | 情報処理装置 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS60183662A (cs) |
Families Citing this family (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS62224831A (ja) * | 1986-03-25 | 1987-10-02 | Nec Corp | デ−タ受信処理方式 |
| JPS63118949A (ja) * | 1986-11-07 | 1988-05-23 | Nec Corp | 情報処理装置 |
| JPS63118947A (ja) * | 1986-11-07 | 1988-05-23 | Nec Corp | シングルチツプマイクロコンピユ−タ |
| JP2643931B2 (ja) * | 1986-11-07 | 1997-08-25 | 日本電気株式会社 | 情報処理装置 |
| JPH0752392B2 (ja) * | 1987-09-10 | 1995-06-05 | 日本電気株式会社 | データ処理装置 |
-
1984
- 1984-03-02 JP JP59040005A patent/JPS60183662A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS60183662A (ja) | 1985-09-19 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US5247671A (en) | Scalable schedules for serial communications controller in data processing systems | |
| EP0266800B1 (en) | Data processor having different interrupt processing modes | |
| EP0464615A2 (en) | Microcomputer equipped with DMA controller | |
| US6154832A (en) | Processor employing multiple register sets to eliminate interrupts | |
| EP0665668B1 (en) | Timeout process circuit and receiver including this timeout process circuit | |
| EP1063594A2 (en) | An interrupt controller and a microcomputer incorporating this controller | |
| JPH0414377B2 (cs) | ||
| WO2000023891A1 (en) | A processor | |
| JPS6138510B2 (cs) | ||
| EP0049158A2 (en) | I/O data processing system | |
| JPH0414378B2 (cs) | ||
| JPH0414376B2 (cs) | ||
| JP2643931B2 (ja) | 情報処理装置 | |
| JPH0623947B2 (ja) | 情報処理装置 | |
| JPH0571980B2 (cs) | ||
| JPS6332298B2 (cs) | ||
| JPH0219494B2 (cs) | ||
| JPS61123244A (ja) | デ−タ通信処理装置 | |
| JPS6198050A (ja) | 受信デ−タ転送方式 | |
| CN118210561A (zh) | 一种fpga快速加载方法、装置、设备及介质 | |
| JPH0535456B2 (cs) | ||
| JPS621027A (ja) | カセツト型磁気テ−プ読取り制御装置 | |
| CA1217566A (en) | Real-time data processing system for processing time period commands | |
| JPS63187944A (ja) | 通信制御装置 | |
| JPH01152540A (ja) | データ処理装置 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| EXPY | Cancellation because of completion of term |