JPH04107843U - Structure of wire drawing circuit board - Google Patents

Structure of wire drawing circuit board

Info

Publication number
JPH04107843U
JPH04107843U JP1991016093U JP1609391U JPH04107843U JP H04107843 U JPH04107843 U JP H04107843U JP 1991016093 U JP1991016093 U JP 1991016093U JP 1609391 U JP1609391 U JP 1609391U JP H04107843 U JPH04107843 U JP H04107843U
Authority
JP
Japan
Prior art keywords
resin
barrier
circuit board
line
potting
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP1991016093U
Other languages
Japanese (ja)
Other versions
JP2534537Y2 (en
Inventor
一雄 西岡
Original Assignee
シチズン時計株式会社
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by シチズン時計株式会社 filed Critical シチズン時計株式会社
Priority to JP1991016093U priority Critical patent/JP2534537Y2/en
Publication of JPH04107843U publication Critical patent/JPH04107843U/en
Application granted granted Critical
Publication of JP2534537Y2 publication Critical patent/JP2534537Y2/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805Shape
    • H01L2224/4809Loop shape
    • H01L2224/48091Arched

Landscapes

  • Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)
  • Encapsulation Of And Coatings For Semiconductor Or Solid State Devices (AREA)

Abstract

(57)【要約】 【目的】 本考案は、樹脂線引きによるバリアをもうけ
て、ポッティングを行う回路基板において、線引き樹脂
吐出器先端部に発生する樹脂溜りによる、線引き始点部
の線太や、線高を解消することを目的とする。 【構成】 回路基板31上の線引き始点部33に開口部
34をもうけ、吐出器35の先端に発生する樹脂溜り3
6を吸収する。 【効果】 線引き始点部に発生する線太や、線高がなく
なった。
(57) [Summary] [Purpose] The present invention aims to reduce the thickness of the line at the starting point of the line drawing due to the resin pool generated at the tip of the line drawing resin dispenser in circuit boards that are potted with a barrier formed by resin drawing. The purpose is to eliminate high [Structure] An opening 34 is provided at the drawing starting point 33 on the circuit board 31, and a resin pool 3 is formed at the tip of the discharger 35.
Absorb 6. [Effect] Line thickness and line height that occur at the starting point of line drawing are eliminated.

Description

【考案の詳細な説明】[Detailed explanation of the idea]

【0001】0001

【産業上の利用分野】[Industrial application field]

本考案は、回路基板のポッティングに関する。 The present invention relates to potting circuit boards.

【0002】0002

【従来の技術】[Conventional technology]

時計などのような小型機器においては既に封止済のICを使用するのではなく 、裸のICをそのまま回路基板に実装して使用することが多い。このためICや ワイヤーなどを保護する目的でIC部をポッティング樹脂にて覆うことは周知の 技術である。ポッティングの方法としては、インサート成形によるもの、予 め作られたバリアを回路基板に組み付けたのちポッティング樹脂を注入する方法 、回路基板上に樹脂転写によりバリアを形成したのちポッティング樹脂を注入 する方法や、樹脂線引きによるバリア形成後ポッティング樹脂を注入する方法 などがある。 In small devices such as watches, it is not necessary to use already sealed ICs. , bare ICs are often used by being mounted on a circuit board as is. For this reason, IC and It is well known that the IC part is covered with potting resin to protect wires etc. It's technology. Potting methods include insert molding and pre-prepared potting. Method of injecting potting resin after assembling the manufactured barrier to the circuit board , After forming a barrier on the circuit board by resin transfer, potting resin is injected. method, or method of injecting potting resin after forming a barrier by resin wire drawing. and so on.

【0003】 前記、、の手法で用いられるバリアはポッティング樹脂が余分な個所へ 流れ出るのを防止したり、確実にICを覆うべく高さを確保することを目的とし て用いられるもので小型機器のポッティング作業において必要不可欠な要素であ る。0003 The barrier used in the above method is applied to areas where there is excess potting resin. The purpose is to prevent it from flowing out and to secure the height to ensure that it covers the IC. It is an essential element in potting work for small equipment. Ru.

【0004】 以下、図面により従来技術を簡単に説明する。のインサート成形法について は特に図示する必要もなく、射出成形金型によるインサート成形をしてIC部を 封止するものであるが、回路基板毎に揃える射出成形金型が高価である。0004 The prior art will be briefly explained below with reference to the drawings. About insert molding method There is no need to specifically illustrate the IC part by insert molding with an injection mold. Although it is used for sealing, the injection molds used for each circuit board are expensive.

【0005】 のバリア組付け法を図2の断面図に示す。1はパターン(図示せず)の形成 された回路基板であり、所定の位置にIC2が実装され、ワイヤー3にてIC2 とパターンが接続されている。4はバリアでこのバリア4の中にポッティング樹 脂5が注入されIC2、ワイヤー3を覆って保護している。同図において、H1 はバリア4も含めたポッティング部の高さを、A1 は同じく巾を、C1 はワイヤ ー3からポッティング樹脂5の上部までの高さを示している。ところでこのよう ような方法では、バリア製作の金型や、該バリアを供給するユニットがバリア毎 に必要な上、回路基板への位置決め組付けが難しく熟練を必要とするため切替性 が悪い。The barrier assembly method is shown in cross-section in FIG. 1 is a circuit board on which a pattern (not shown) is formed, an IC 2 is mounted at a predetermined position, and a wire 3 connects the IC 2 and the pattern. 4 is a barrier, and a potting resin 5 is injected into this barrier 4 to cover and protect the IC 2 and the wire 3. In the figure, H 1 indicates the height of the potting portion including the barrier 4, A 1 indicates the width, and C 1 indicates the height from the wire 3 to the top of the potting resin 5. However, in such a method, a mold for manufacturing the barrier and a unit for supplying the barrier are required for each barrier, and the positioning and assembly to the circuit board is difficult and requires skill, resulting in poor switchability.

【0006】 次にの転写バリア法について図3に断面図を示す。図3において11は回路 基板、12はIC、13はワイヤーで、これらは図2のそれとほぼ同一である。 14は転写バリアである。転写バリア14内にポッティング樹脂15を注入しI C12やワイヤー13を保護する。尚H2 はポッティング部の高さを、A2 は同 じく巾を、C2 はワイヤー13からポッティング樹脂15の上部までの高さを示 している。この方法ではバリア高さが0.1 〜0.2m/mと低く狭い面積(平面)での ポッティングが出来ない。FIG. 3 shows a cross-sectional view of the next transfer barrier method. In FIG. 3, 11 is a circuit board, 12 is an IC, and 13 is a wire, which are almost the same as those in FIG. 2. 14 is a transfer barrier. A potting resin 15 is injected into the transfer barrier 14 to protect the IC 12 and the wire 13. Incidentally, H 2 indicates the height of the potting portion, A 2 indicates the width, and C 2 indicates the height from the wire 13 to the top of the potting resin 15. This method has a low barrier height of 0.1 to 0.2 m/m, making it impossible to pot in narrow areas (flat surfaces).

【0007】 今、図2、図3においてC1 =C2 とするとA2 >A1 となってしまう。ポッ ティング樹脂の粘度を上げ狭い面積内でポッティングを行うとポッティング部が 高くなってしまう(A1 =A2 とするとワイヤー13全て保護するにはH2 >H 1 なってしまう。)ため小型機器の回路基板には不向きである。[0007] Now, in Figures 2 and 3, C1=C2Then A2>A1It becomes. Pop If the viscosity of the potting resin is increased and potting is performed within a narrow area, the potting area may become It will be expensive (A1=A2Then, to protect all 13 wires, H2>H 1 turn into. ), making it unsuitable for circuit boards in small devices.

【0008】 次に、の樹脂線引きによるバリア形成の方法を図4(a) の断面図及び(b )の平面図を用いて説明する。21は回路基板、22はIC、23はワイヤーで 上記のものとほぼ同一の構成を有する。24は吐出器26により線引き形成され たバリアであり、25は吐出器先端部のポッティング樹脂溜りを示す。尚、H3 はバリア高さ、H4 は始点部27に出来るバリア高さを示している。この線引き によるバリア形成方法は、その軌跡を記憶させておけば、ボタン1つで切替えも 容易に出来、高さも得られる。Next, a method of forming a barrier by resin wire drawing will be explained using the cross-sectional view of FIG. 4(a) and the plan view of FIG. 4(b). 21 is a circuit board, 22 is an IC, and 23 is a wire, which has almost the same structure as the above one. Reference numeral 24 indicates a barrier drawn by the ejector 26, and 25 indicates a potting resin reservoir at the tip of the ejector. Note that H 3 indicates the barrier height, and H 4 indicates the barrier height formed at the starting point 27. In this method of forming a barrier by drawing a line, if the trajectory is memorized, it can be easily switched with a single button, and the height can also be obtained.

【0009】[0009]

【考案が解決しようとする課題】[Problem that the idea aims to solve]

図4の(a)において吐出器先端部に発生するポッティング樹脂溜り25は避 けることが出来ず、この樹脂溜りが線引きの始点部27に余分の樹脂を流し出す ため、線太や、線高さとなって表われる。特に線高はポッティング高さ規格外と なり修正工程を必要としていた。 In Fig. 4(a), the potting resin pool 25 generated at the dispensing device tip is avoided. This resin pool pours out excess resin at the starting point 27 of the line drawing. Therefore, it appears as line thickness and line height. In particular, the line height is outside the potting height standard. A correction process was required.

【0010】 本考案の目的は、前記線引き始点部27の線太や、線高問題を解決し、良好な バリアを形成することにある。0010 The purpose of the present invention is to solve the problem of the line thickness and line height of the line drawing starting point 27, and to achieve a good The goal is to form a barrier.

【0011】[0011]

【課題を解決するための手段】[Means to solve the problem]

前記目的を達成するための本考案の要旨は、樹脂線引きによるバリアをもうけ てポッティングを行う回路基板において、線引き部分に該線引き部の巾よりも小 さい巾を有する丸又は異形の開口部をもうけ該開口部を始点として樹脂によりバ リアを形成したのち、ポッティングを行うことを特徴とする。 The gist of the present invention to achieve the above object is to create a barrier by drawing resin wire. On circuit boards that are potted using a Create a round or irregularly shaped opening with a certain width, and fill the resin with the opening starting from the opening. The feature is that potting is performed after forming the rear.

【0012】0012

【作用】[Effect]

上記手段により、丸又は異形の開口部を始点として樹脂線引きを行うことによ り始点部の線太や線高がなくなり均一なバリアを形成することが出来る。 By using the above method, resin wire is drawn starting from a round or irregularly shaped opening. This eliminates the line thickness and line height at the starting point, making it possible to form a uniform barrier.

【0013】[0013]

【実施例】【Example】

以下本考案を図に基づいて説明する。図1は本考案の1実施例を示すもので( a)は断面図、(b)は平面図である。尚、ICやバリアの他の部分については 図4と同一であるので同一番号を用いて説明する。31は回路基板であり、線引 き樹脂によって形成されたバリア32の始点部33には図1に示す如く、丸穴形 状を有する開口部34が形成されている。この開口部34によって吐出器35の 吐出先端部にできている線引き樹脂溜り36は樹脂線引き始点部33のところで は開口部34内に線引き余剰樹脂37として入り込み、線引き始点部33での高 さH5 は矢印38方向に線引きした樹脂高さH6 とほぼ同等となる。このように して線引き樹脂によってバリア32を形成した後、ポッティング樹脂(図示しな い)を注入することによりIC22やワイヤー23の保護を計ることができる。The present invention will be explained below based on the drawings. FIG. 1 shows one embodiment of the present invention, in which (a) is a sectional view and (b) is a plan view. Note that other parts of the IC and barrier are the same as those in FIG. 4, so the same numbers will be used for explanation. 31 is a circuit board, and as shown in FIG. 1, an opening 34 having a round hole shape is formed at a starting point 33 of a barrier 32 formed of wire-drawn resin. The drawing resin pool 36 formed at the dispensing tip of the dispensing device 35 due to the opening 34 enters into the opening 34 as a drawing surplus resin 37 at the resin drawing starting point 33, and the drawing resin pool 36 at the drawing starting point 33 reaches a height H. 5 is approximately equal to the resin height H 6 drawn in the direction of arrow 38. After forming the barrier 32 with the wire drawing resin in this way, the IC 22 and the wire 23 can be protected by injecting a potting resin (not shown).

【0014】 線引き樹脂の粘度は30万〜100万CPS位がよい。粘度が低いと線引き後 樹脂が流れ、線が太くなり又高さも得られない。その上開口部34に流れ込む樹 脂量が多くなり始点部33のバリアは線細、線低となり従来と逆現象を起こす。 一方が粘度が高すぎると吐出器35の先端開口部(図示せず)を大きくしなけれ ばならず細い線が得られない。[0014] The viscosity of the wire drawing resin is preferably about 300,000 to 1,000,000 CPS. After drawing if the viscosity is low The resin flows, the lines become thicker, and the height cannot be obtained. Moreover, the tree flowing into the opening 34 As the amount of fat increases, the barrier at the starting point 33 becomes thin and low, causing a phenomenon opposite to that of the conventional method. If the viscosity of one side is too high, the opening at the tip of the dispensing device 35 (not shown) must be enlarged. It is not always possible to obtain thin lines.

【0015】 回路基板の開口部は、丸の場合線巾の90%位がよい。以下図5を用いて説明 する。41は回路基板であり、IC42が実装されワイヤー43にて回路基板4 1のパターン(図示せず)と接続されている。今、回路基板41の開口部44よ りも巾の狭いバリア45を形成した場合ポッティング樹脂46は回路基板41の 開口部44を伝わって余剰樹脂47のように流れIC42や、ワイヤー43が露 出してしまいポッティングの目的であるIC42や、ワイヤー43の保護ができ なくなってしまう。[0015] If the opening of the circuit board is round, it is best to make it about 90% of the line width. Explanation below using Figure 5 do. 41 is a circuit board, on which an IC 42 is mounted and connected to the circuit board 4 by a wire 43. 1 pattern (not shown). Now, open the opening 44 of the circuit board 41. When the barrier 45 with a narrow width is formed, the potting resin 46 is applied to the circuit board 41. Excess resin 47 flows through the opening 44 and exposes the IC 42 and the wire 43. The purpose of potting is to protect IC42 and wire 43. It's gone.

【0016】 尚、開口部は線引き樹脂粘度に合せ、異形(例えば長穴)にする必要もある。 図6は異形開口部54を始点として矢印55の方向に線引きを行いバリア56を 形成しようとする場合を表わしている。図中51は回路基板、52はIC、53 はワイヤーを表す。[0016] Incidentally, the opening needs to be shaped into an irregular shape (e.g., a long hole) in accordance with the viscosity of the drawing resin. In FIG. 6, a barrier 56 is formed by drawing a line in the direction of an arrow 55 starting from the irregularly shaped opening 54. This represents the case where you are trying to form a In the figure, 51 is a circuit board, 52 is an IC, and 53 represents a wire.

【0017】 また図示はしないが開口部は貫通穴でも良いがポッティング樹脂溜りの樹脂を 吸収する程度の溝であっても良い。[0017] Also, although not shown, the opening may be a through hole, but the resin in the potting resin reservoir can be It may be a groove that absorbs water.

【0018】[0018]

【考案の効果】[Effect of the idea]

上記の如く本考案によれば、回路基板上に線引きによりバリアを形成しようと する場合、線引き樹脂粘度に合せ該線引き始点部に丸又は異形の開口部を回路基 板にもうけるという簡単な加工を施すだけで線引き始点部に発生する、線太や線 高が解消される。 As described above, according to the present invention, it is possible to form a barrier on a circuit board by drawing a line. If the drawing resin is viscous, a round or irregularly shaped opening should be placed in the circuit board at the starting point of the drawing. Thick lines and lines that occur at the starting point of the line can be removed by simply applying the process of adding lines to the board. high is eliminated.

【図面の簡単な説明】[Brief explanation of drawings]

【図1】本考案の一実施例を示し、(a)は断面図、
(b)は平面図である。
FIG. 1 shows an embodiment of the present invention, (a) is a cross-sectional view;
(b) is a plan view.

【図2】従来のバリア組付け法の1実施例の断面図であ
る。
FIG. 2 is a cross-sectional view of one embodiment of a conventional barrier assembly method.

【図3】従来の転写バリア法の1実施例の断面図であ
る。
FIG. 3 is a cross-sectional view of one embodiment of a conventional transfer barrier method.

【図4】従来の線引きバリア方式の1実施例で(a)は
断面図、(b)は平面図である。
4(a) is a cross-sectional view and FIG. 4(b) is a plan view of one embodiment of a conventional wire-drawn barrier system.

【図5】本考案において開口部が線巾よりも広い場合の
問題点を説明するための断面図である。
FIG. 5 is a cross-sectional view for explaining a problem when the opening is wider than the line width in the present invention.

【図6】本考案の1実施例を示す異形開口部の平面図で
ある。
FIG. 6 is a plan view of an irregularly shaped opening showing one embodiment of the present invention.

【符号の説明】[Explanation of symbols]

22 IC 23 ワイヤー 31 回路基板 32 バリア 33 線引き始点部 34 開口部 35 吐出器 36 線引き樹脂溜り 37 線引き余剰樹脂 38 線引き方向 A ポッティング巾 C ワイヤー最小被覆厚 H ポッティング高さ 22 IC 23 wire 31 Circuit board 32 Barrier 33 Starting point of line drawing 34 Opening 35 Dispenser 36 Line drawing resin reservoir 37 Line drawing surplus resin 38 Line drawing direction A Potting width C Minimum wire coating thickness H Potting height

Claims (1)

【実用新案登録請求の範囲】[Scope of utility model registration request] 【請求項1】 樹脂線引きによるバリアをもうけてポッ
ティングを行う回路基板において、線引き部分に該線引
き部の巾よりも小さい巾を有する丸又は異形の開口部を
もうけ該開口部を始点として樹脂によりバリアを形成し
た部分にポッティングを行うことを特徴とする線引き用
回路基板の構造。
Claim 1: In a circuit board that is potted with a barrier formed by drawing a resin wire, a circular or irregularly shaped opening having a width smaller than the width of the drawn portion is formed in the drawn portion, and the barrier is formed using the resin starting from the opening. A structure of a circuit board for wire drawing characterized by potting the part formed with the .
JP1991016093U 1991-02-26 1991-02-26 Structure of circuit board for wire drawing Expired - Fee Related JP2534537Y2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP1991016093U JP2534537Y2 (en) 1991-02-26 1991-02-26 Structure of circuit board for wire drawing

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP1991016093U JP2534537Y2 (en) 1991-02-26 1991-02-26 Structure of circuit board for wire drawing

Publications (2)

Publication Number Publication Date
JPH04107843U true JPH04107843U (en) 1992-09-17
JP2534537Y2 JP2534537Y2 (en) 1997-04-30

Family

ID=31903188

Family Applications (1)

Application Number Title Priority Date Filing Date
JP1991016093U Expired - Fee Related JP2534537Y2 (en) 1991-02-26 1991-02-26 Structure of circuit board for wire drawing

Country Status (1)

Country Link
JP (1) JP2534537Y2 (en)

Also Published As

Publication number Publication date
JP2534537Y2 (en) 1997-04-30

Similar Documents

Publication Publication Date Title
EP2259350B1 (en) Method of making an optoelectronic component
DE19837336B4 (en) A method of manufacturing a board of encapsulated integrated circuits and a mold for encapsulating a board-shaped substrate of integrated circuits
US5527742A (en) Process for coated bonding wires in high lead count packages
JPH02143487A (en) Printed wiring board with injection molded board
DE19532755C1 (en) Chip module for chip card used as telephone or identification card
US5969427A (en) Use of an oxide surface to facilitate gate break on a carrier substrate for a semiconductor device
DE19639902C2 (en) Process for the production of contactless chip cards and contactless chip card
JPH04107843U (en) Structure of wire drawing circuit board
JPH08148724A (en) Chip-mount-type led
DE19611407B4 (en) Semiconductor device and method for its production
JPH09106995A (en) Coating method for electronic element and execution method for said method
JPH0484452A (en) Resin-sealed semiconductor device
JPS6080258A (en) Manufacture of resin-sealed type semiconductor device
JPH0229731Y2 (en)
JPS55149661A (en) Painting method for electronic part
JPH0492311A (en) Flat cable with extra solder embedded therein and manufacture thereof
JPH0426781B2 (en)
JPH05109963A (en) Semiconductor device
JPS5465441A (en) Magnetic bubble memory package
JPH04137657A (en) Hybrid integrated circuit board
JPH04299847A (en) Sealing method for bare chip
JPH0582050U (en) Hybrid IC
JPH0815163B2 (en) Exterior packaging method for hybrid integrated circuit
JPH05175361A (en) Electronic component
JPH01192145A (en) Coating method

Legal Events

Date Code Title Description
LAPS Cancellation because of no payment of annual fees