JPH0399446A - Wiring of semiconductor element - Google Patents
Wiring of semiconductor elementInfo
- Publication number
- JPH0399446A JPH0399446A JP1236254A JP23625489A JPH0399446A JP H0399446 A JPH0399446 A JP H0399446A JP 1236254 A JP1236254 A JP 1236254A JP 23625489 A JP23625489 A JP 23625489A JP H0399446 A JPH0399446 A JP H0399446A
- Authority
- JP
- Japan
- Prior art keywords
- wire
- film
- wire bonding
- electrode
- peeled
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 239000004065 semiconductor Substances 0.000 title claims abstract description 18
- 238000000034 method Methods 0.000 claims abstract description 16
- UFHFLCQGNIYNRP-UHFFFAOYSA-N Hydrogen Chemical compound [H][H] UFHFLCQGNIYNRP-UHFFFAOYSA-N 0.000 abstract description 5
- 229910052739 hydrogen Inorganic materials 0.000 abstract description 5
- 239000001257 hydrogen Substances 0.000 abstract description 5
- 230000006866 deterioration Effects 0.000 abstract description 2
- PCHJSUWPFVWCPO-UHFFFAOYSA-N gold Chemical compound [Au] PCHJSUWPFVWCPO-UHFFFAOYSA-N 0.000 abstract description 2
- 230000035939 shock Effects 0.000 abstract 2
- 230000002265 prevention Effects 0.000 abstract 1
- 239000011248 coating agent Substances 0.000 description 15
- 238000000576 coating method Methods 0.000 description 15
- 230000000694 effects Effects 0.000 description 2
- 238000000059 patterning Methods 0.000 description 2
- 229910052581 Si3N4 Inorganic materials 0.000 description 1
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 1
- 229910052782 aluminium Inorganic materials 0.000 description 1
- 229910021417 amorphous silicon Inorganic materials 0.000 description 1
- 230000015572 biosynthetic process Effects 0.000 description 1
- 238000010586 diagram Methods 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 238000010304 firing Methods 0.000 description 1
- 239000010931 gold Substances 0.000 description 1
- 238000009413 insulation Methods 0.000 description 1
- 230000003287 optical effect Effects 0.000 description 1
- 238000003909 pattern recognition Methods 0.000 description 1
- 238000000206 photolithography Methods 0.000 description 1
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/02—Bonding areas ; Manufacturing methods related thereto
- H01L24/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L24/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/0212—Auxiliary members for bonding areas, e.g. spacers
- H01L2224/02122—Auxiliary members for bonding areas, e.g. spacers being formed on the semiconductor or solid-state body
- H01L2224/02123—Auxiliary members for bonding areas, e.g. spacers being formed on the semiconductor or solid-state body inside the bonding area
- H01L2224/02125—Reinforcing structures
- H01L2224/02126—Collar structures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/0212—Auxiliary members for bonding areas, e.g. spacers
- H01L2224/02122—Auxiliary members for bonding areas, e.g. spacers being formed on the semiconductor or solid-state body
- H01L2224/02163—Auxiliary members for bonding areas, e.g. spacers being formed on the semiconductor or solid-state body on the bonding area
- H01L2224/02165—Reinforcing structures
- H01L2224/02166—Collar structures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/04042—Bonding areas specifically adapted for wire connectors, e.g. wirebond pads
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
- H01L2224/45001—Core members of the connector
- H01L2224/4501—Shape
- H01L2224/45012—Cross-sectional shape
- H01L2224/45015—Cross-sectional shape being circular
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
- H01L2224/45001—Core members of the connector
- H01L2224/45099—Material
- H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/45138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/45144—Gold (Au) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/484—Connecting portions
- H01L2224/48463—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/485—Material
- H01L2224/48505—Material at the bonding interface
- H01L2224/48599—Principal constituent of the connecting portion of the wire connector being Gold (Au)
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
- H01L2224/8512—Aligning
- H01L2224/85148—Aligning involving movement of a part of the bonding apparatus
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01079—Gold [Au]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/20—Parameters
- H01L2924/207—Diameter ranges
- H01L2924/20752—Diameter ranges larger or equal to 20 microns less than 30 microns
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Wire Bonding (AREA)
Abstract
Description
【発明の詳細な説明】
(イ)産業上の利用分野
本発明は絶縁被膜を有する半導体素子にワイヤボンド法
を適用した半導体の配線方法に関する。DETAILED DESCRIPTION OF THE INVENTION (a) Field of Industrial Application The present invention relates to a semiconductor wiring method in which a wire bonding method is applied to a semiconductor element having an insulating film.
(ロ)従来の技術
従来より、例えばアルミニウムを含む発光ダイオードな
どは特開昭57−111073号公報の如く、素子表面
が露出したままであると素子の発光特性が劣化してくる
ので、素子表面に絶縁被膜を設けていた。この場合電極
部分を含む半導体素子表面に絶縁被膜を設け、その後電
極部分の絶縁被膜をホトリソグラフィ法などを用いて除
去し、露出した電極部分にワイヤボンド法で配線を施し
ていた。(B) Conventional technology Conventionally, for example, in the case of light-emitting diodes containing aluminum, as disclosed in Japanese Patent Application Laid-Open No. 57-111073, if the element surface remains exposed, the light emitting characteristics of the element will deteriorate. An insulating coating was provided on the In this case, an insulating film is provided on the surface of the semiconductor element including the electrode portion, and then the insulating film on the electrode portion is removed using a photolithography method or the like, and wiring is applied to the exposed electrode portion using a wire bonding method.
(ハ)発明が解決しようとする課題
ところが、上述の発光ダイオードなどの半導体素子はエ
ピタキシャル成長過程などでウェハが反ったり表面に凹
凸が生じたりするため、電極形成のパターニングと、絶
縁被膜除去のパターニングで位置ずれが生じ、素子表面
が露出することがあり、このような半導体素子は劣化を
生じやすいので不都合であった。(c) Problems to be Solved by the Invention However, in semiconductor devices such as the above-mentioned light-emitting diodes, the wafer warps and irregularities occur on the surface during the epitaxial growth process, so patterning for electrode formation and patterning for removing the insulating film is difficult. Misalignment may occur and the surface of the element may be exposed, which is disadvantageous since such semiconductor elements are susceptible to deterioration.
(ニ)課題を解決するための手段
本発明は上述の欠点を改めるためになされたもので、絶
縁被膜の上から電極に対してワイヤボンドを行い、ワイ
ヤボンド衝撃により絶縁被膜を剥離させ、その剥離部分
において電極に配線を施すものである。(d) Means for Solving the Problems The present invention has been made to correct the above-mentioned drawbacks, and involves wire bonding to the electrode from above the insulating coating, peeling off the insulating coating by the impact of the wire bond, and Wiring is applied to the electrode at the peeled part.
(ホ)作用
これにより絶縁被膜をパターニング除去する必要がなく
、また剥離はワイヤボンド線の先端の大きさに略等しい
から、半導体素子の表面が露出することはない。(E) Effect This eliminates the need to pattern and remove the insulating film, and since the size of the peeling is approximately equal to the tip of the wire bond line, the surface of the semiconductor element is not exposed.
(へ)実施例
以下半導体素子としてGaAlAs発光ダイオードを例
にして詳細に説明する。この半導体素子は一辺200〜
400μmの略サイコロ状またはその表面側をメサエッ
チされた形状若しくはベベル型をなしており、第1図に
示すように、例えば円形で直径が150μm、厚み2μ
mで、Au。(F) EXAMPLE A GaAlAs light emitting diode will be described in detail below as an example of a semiconductor device. This semiconductor element has 200~
It has a roughly dice shape of 400 μm, a mesa-etched shape on the surface side, or a bevel shape, and as shown in FIG.
m, Au.
Ge、Niを主材とする電極(2)が設けられ、その電
極(2)の上を含む素子(1)の表面には、厚さ0.5
〜10μmの窒化硅素(Si、N、またはアモルファス
Si、N)から成る絶縁被膜(3)が設けである。この
絶縁被膜(3)は、ウェハの段階、若しくは素子にベレ
ッタライズされた後で形成され、電極(2)に対応する
部分の除去は行われていない。An electrode (2) mainly made of Ge and Ni is provided, and the surface of the element (1) including the top of the electrode (2) has a thickness of 0.5
An insulating coating (3) of ~10 μm of silicon nitride (Si,N or amorphous Si,N) is provided. This insulating coating (3) is formed at the wafer stage or after the device is beletized, and the portions corresponding to the electrodes (2) are not removed.
このような半導体素子(1)に対して、電極(2)の上
方からボールボンドワイヤボンド法によりワイヤボンド
をする。例えば直径25μmの金線を用い、水素トーチ
によりおよそ120μmのボールをワイヤボンド線(4
)の先端に形成しワイヤボンドをする。これにより第1
回のワイヤボンドでワイヤボンド線により衝撃を受けた
絶縁被膜(3)は、第2図に示す如くその衝撃部分のみ
剥離される。剥離された絶縁被膜(3)はボールの先端
に付着する場合が多いが、待機位置において水素トーチ
を当てておけばワイヤボンド線の先端から容易に除去さ
れる。そしてその状態で再びワイヤボンドすると、第3
図の如く、絶縁被膜(3)が剥離したことによって露出
した電極(2)に対して第1ボンドが達成できるので、
そのまま第2ボンドを行えば配線を行うことができる。Wire bonding is performed to such a semiconductor element (1) from above the electrode (2) by a ball bond wire bonding method. For example, using a gold wire with a diameter of 25 μm, use a hydrogen torch to attach a ball of approximately 120 μm to a wire bond wire (4
) and wire bond. This allows the first
The insulating coating (3), which has been impacted by the wire bonding wire during the wire bonding process, is peeled off only at the impacted portion, as shown in FIG. The peeled insulating coating (3) often adheres to the tip of the ball, but it can be easily removed from the tip of the wire bond line by applying a hydrogen torch to it in the standby position. Then, when wire bonding is performed again in this state, the third
As shown in the figure, the first bond can be achieved to the electrode (2) exposed due to the peeling of the insulating coating (3).
Wiring can be performed by performing the second bond as is.
上述の説明で、−回だけで絶縁被膜(3)が剥離しない
こともある。しかし絶縁被膜(3)が剥離したか否かは
絶縁被膜(3)の光反射係数の大きさによりパターン認
識できるから何回でも繰り返しワイヤボンドをすればよ
い。In the above explanation, the insulating coating (3) may not be peeled off only by - times. However, whether or not the insulating coating (3) has peeled off can be determined by pattern recognition based on the magnitude of the light reflection coefficient of the insulating coating (3), so wire bonding can be repeated any number of times.
また絶縁被膜(3)の剥離がワイヤボンド線(4)のボ
ールの大きさになるかどうか、及びそのワイヤボンド位
置が電極(2)の中心に限定できるのかということに関
しては、半導体素子表面が露出するかしないかに直接影
響を及ぼすことなので慎重に検討した。その結果、ボン
ディンダ衝撃が局所的であれば有るほど、絶縁被膜(3
)の剥離の大きさは小さく、従ってこの点ではボールボ
ンド法以外の方法がより効果を期待できることとなり、
また電極の位置そのものは絶縁被膜(3)があるために
パターン認識しにくいものの、半導体素子の外形に対し
て電極(2)の位置を特定する作業は比較的容易である
ことが分かった。Also, regarding whether the peeling of the insulating coating (3) becomes the size of the ball of the wire bond line (4) and whether the wire bond position can be limited to the center of the electrode (2), it is important to note that the surface of the semiconductor element We carefully considered this issue as it has a direct impact on whether or not we will be exposed. As a result, the more localized the bondinder impact, the more the insulation coating (3
) is small, so methods other than the ball bond method can be expected to be more effective in this respect.
Furthermore, although the position of the electrode itself is difficult to pattern recognize due to the presence of the insulating coating (3), it has been found that identifying the position of the electrode (2) with respect to the external shape of the semiconductor element is relatively easy.
さらに剥離した絶縁被膜が配線のときに電極(2)とワ
イヤボンド線(4)の間に介在し、導通不良を生じない
かについて検討した。上述の如くワイヤボンド(空打ち
)の度に水素トーチを当てることによって絶縁被膜は蒸
発したりワイヤボンド線に溶は込んだり、あるいはボー
ルが大きくなり過ぎて落下し次の新しいボールとなった
りして実際上導通不良を起こすことはなかったが、他の
方法として、絶縁被膜(3)の上からワイヤボンド(空
打ち)する度に、予め定められたワイヤボンド線(4)
と密着のよい場所にワイヤボンドして先端を切り離すと
いう方法も有効であった。Furthermore, we examined whether the peeled insulating film would be interposed between the electrode (2) and the wire bond line (4) during wiring, causing poor conduction. As mentioned above, by applying a hydrogen torch each time wire bonding (dry firing) is performed, the insulating film may evaporate, melt into the wire bond line, or the ball may become too large and fall, becoming the next new ball. However, as another method, each time wire bonding (blank bonding) is performed from above the insulating coating (3), a predetermined wire bond line (4) is
Another effective method was to wire-bond the wire to a place where it was in good contact and then cut off the tip.
(ト)発明の効果
以上のような方法で配線を行った発光ダイオード半導体
素子について高温高温連続通電動作を行ったところ、1
000時間で光出力が80.0%未満となる素子は全く
見られなかった。(g) Effects of the invention When a light-emitting diode semiconductor element wired in the manner described above was subjected to continuous high-temperature energization, 1
No element was observed in which the optical output was less than 80.0% after 000 hours.
第1図乃至第3図は本発明実施例を説明する配線方法の
工程説明図である。1 to 3 are process explanatory diagrams of a wiring method illustrating an embodiment of the present invention.
Claims (1)
導体素子の電極上方にワイヤボンド線を複数回ワイヤボ
ンドして半導体素子に配線を施す半導体素子の配線方法
。(1) A wiring method for a semiconductor device, in which wire bonding lines are wire-bonded multiple times above the electrodes of a semiconductor device having an insulating film on the surface of the device including the electrode surface to wire the semiconductor device.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP1236254A JP2680696B2 (en) | 1989-09-12 | 1989-09-12 | Wiring method of semiconductor element |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP1236254A JP2680696B2 (en) | 1989-09-12 | 1989-09-12 | Wiring method of semiconductor element |
Publications (2)
Publication Number | Publication Date |
---|---|
JPH0399446A true JPH0399446A (en) | 1991-04-24 |
JP2680696B2 JP2680696B2 (en) | 1997-11-19 |
Family
ID=16998061
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP1236254A Expired - Lifetime JP2680696B2 (en) | 1989-09-12 | 1989-09-12 | Wiring method of semiconductor element |
Country Status (1)
Country | Link |
---|---|
JP (1) | JP2680696B2 (en) |
-
1989
- 1989-09-12 JP JP1236254A patent/JP2680696B2/en not_active Expired - Lifetime
Also Published As
Publication number | Publication date |
---|---|
JP2680696B2 (en) | 1997-11-19 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP3156896B2 (en) | Semiconductor device manufacturing method and semiconductor device manufactured by such manufacturing method | |
US20020076904A1 (en) | Separation method for gallium nitride devices on lattice-mismatched substrates | |
JP2007073986A (en) | METHOD FOR MANUFACTURING GaN-BASED SEMICONDUCTOR DEVICE | |
US4232440A (en) | Contact structure for light emitting device | |
JPH0399446A (en) | Wiring of semiconductor element | |
JP4542508B2 (en) | Vertical light emitting diode and manufacturing method thereof | |
US6878642B1 (en) | Method to improve passivation openings by reflow of photoresist to eliminate tape residue | |
JPS60149151A (en) | Dicing method for semiconductor wafer | |
JP2943950B2 (en) | Semiconductor device and manufacturing method thereof | |
KR100588378B1 (en) | Method of manufacturing gan type light emitting diode with verticality structure | |
JPH0974076A (en) | Individual separation method for light-emitting semiconductor wafer | |
JPH05102524A (en) | Semiconductor element | |
JP2734585B2 (en) | Method for manufacturing semiconductor device | |
JP2002083997A (en) | Semiconductor luminous element and its manufacturing method | |
JP2801434B2 (en) | Connection between semiconductor device chip and heat dissipation member and method of manufacturing the same | |
JPH05211374A (en) | Manufacture of optical semiconductor device | |
JPS613428A (en) | Method for cutting semiconductor substrate | |
JPH0613715A (en) | Edge light emitting element and manufacture thereof | |
JPH0316222A (en) | Semiconductor device | |
JPH02125637A (en) | Manufacture of semiconductor device | |
JPS63228640A (en) | Compound semiconductor device | |
JPH0537027A (en) | Led array | |
JPS6048102B2 (en) | scribing equipment | |
JPH06120566A (en) | Manufacture of semiconductor light emitting device | |
JPH02168634A (en) | Manufacture of semiconductor device |