JPH03957B2 - - Google Patents
Info
- Publication number
- JPH03957B2 JPH03957B2 JP20530284A JP20530284A JPH03957B2 JP H03957 B2 JPH03957 B2 JP H03957B2 JP 20530284 A JP20530284 A JP 20530284A JP 20530284 A JP20530284 A JP 20530284A JP H03957 B2 JPH03957 B2 JP H03957B2
- Authority
- JP
- Japan
- Prior art keywords
- circuit
- output
- data
- central processing
- interface circuit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/14—Handling requests for interconnection or transfer
- G06F13/20—Handling requests for interconnection or transfer for access to input/output bus
- G06F13/24—Handling requests for interconnection or transfer for access to input/output bus using interrupt
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Computer And Data Communications (AREA)
- Selective Calling Equipment (AREA)
- Arrangements For Transmission Of Measured Signals (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP20530284A JPS6184199A (ja) | 1984-09-29 | 1984-09-29 | デ−タ転送装置 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP20530284A JPS6184199A (ja) | 1984-09-29 | 1984-09-29 | デ−タ転送装置 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS6184199A JPS6184199A (ja) | 1986-04-28 |
| JPH03957B2 true JPH03957B2 (enrdf_load_stackoverflow) | 1991-01-09 |
Family
ID=16504703
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP20530284A Granted JPS6184199A (ja) | 1984-09-29 | 1984-09-29 | デ−タ転送装置 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS6184199A (enrdf_load_stackoverflow) |
-
1984
- 1984-09-29 JP JP20530284A patent/JPS6184199A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS6184199A (ja) | 1986-04-28 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US4756006A (en) | Bus transceiver | |
| JPS5827526B2 (ja) | クロック装置 | |
| US5373204A (en) | Self-timed clocking transfer control circuit | |
| US5148052A (en) | Recirculating transparent latch employing a multiplexing circuit | |
| US5479646A (en) | Method and apparatus for obtaining data from a data circuit utilizing alternating clock pulses to gate the data to the output | |
| US3999170A (en) | Multiple access interconnect system | |
| JPH03957B2 (enrdf_load_stackoverflow) | ||
| US5115149A (en) | Bidirectional I/O signal separation circuit | |
| JPS5995662A (ja) | メモリアクセス選択回路 | |
| JPH07146842A (ja) | バスインターフェース回路 | |
| JP3688137B2 (ja) | マイクロコンピュータ | |
| US5253356A (en) | Direct memory access (DMA) request controlling arrangement including sample and hold circuits and capable of handling immediately successive DMA requests | |
| KR880002509Y1 (ko) | 퍼스널 컴퓨터의 네트워크 인터페이스 회로 | |
| JP2735366B2 (ja) | データ送受信装置 | |
| US5793235A (en) | Circuit for improving timing conditions in a data processing unit | |
| KR940006657Y1 (ko) | 정보 송.수신 방법의 선택회로 | |
| JPH01220016A (ja) | バス送出回路 | |
| JP2994906B2 (ja) | データ受信回路 | |
| JPH0795316B2 (ja) | 共通バス制御方法 | |
| JPH0145279B2 (enrdf_load_stackoverflow) | ||
| JPS62179043A (ja) | 伝送制御装置 | |
| JPH0472427B2 (enrdf_load_stackoverflow) | ||
| JPH0441383B2 (enrdf_load_stackoverflow) | ||
| JPS63103531A (ja) | デジタル信号中継制御方式 | |
| JPS5923661A (ja) | パルス通信回路 |