JPH0393948U - - Google Patents
Info
- Publication number
- JPH0393948U JPH0393948U JP195390U JP195390U JPH0393948U JP H0393948 U JPH0393948 U JP H0393948U JP 195390 U JP195390 U JP 195390U JP 195390 U JP195390 U JP 195390U JP H0393948 U JPH0393948 U JP H0393948U
- Authority
- JP
- Japan
- Prior art keywords
- pattern memory
- data
- bit
- multiplexer
- latch
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 238000010586 diagram Methods 0.000 description 2
- 239000013256 coordination polymer Substances 0.000 description 1
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP195390U JPH0393948U (enExample) | 1990-01-12 | 1990-01-12 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP195390U JPH0393948U (enExample) | 1990-01-12 | 1990-01-12 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPH0393948U true JPH0393948U (enExample) | 1991-09-25 |
Family
ID=31505839
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP195390U Pending JPH0393948U (enExample) | 1990-01-12 | 1990-01-12 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPH0393948U (enExample) |
-
1990
- 1990-01-12 JP JP195390U patent/JPH0393948U/ja active Pending
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| KR920004946A (ko) | Vga의 입출력 포트 액세스 회로 | |
| JPH0393948U (enExample) | ||
| JPS63115251A (ja) | デイスクキヤツシユ制御装置 | |
| JPH029401Y2 (enExample) | ||
| JPS62175353U (enExample) | ||
| JPH03276346A (ja) | メモリカード | |
| JPH05197596A (ja) | トレーサ | |
| JPH01151341U (enExample) | ||
| JPH0455650U (enExample) | ||
| JPS5894197U (ja) | 情報書込み器 | |
| JPH022751U (enExample) | ||
| JPH0280399U (enExample) | ||
| JPH0482729U (enExample) | ||
| JPH04332053A (ja) | Ｃｐｕシミュレータ | |
| JPS60184144U (ja) | マイクロコンピユ−タ装置 | |
| JPS6446844U (enExample) | ||
| JPH0272500U (enExample) | ||
| JPS5958843U (ja) | ランダムアクセスメモリのイニシヤライズ回路 | |
| JPS6413096U (enExample) | ||
| JPS60131056U (ja) | メモリ内蔵形ｌｓｉ | |
| JPH048165U (enExample) | ||
| JPH01318131A (ja) | データ処理装置エラー処理方式 | |
| JPH03121447U (enExample) | ||
| JPS62125955U (enExample) | ||
| JPH0452252U (enExample) |