JPH0392915A - Initialization processing method for ram - Google Patents

Initialization processing method for ram

Info

Publication number
JPH0392915A
JPH0392915A JP1229276A JP22927689A JPH0392915A JP H0392915 A JPH0392915 A JP H0392915A JP 1229276 A JP1229276 A JP 1229276A JP 22927689 A JP22927689 A JP 22927689A JP H0392915 A JPH0392915 A JP H0392915A
Authority
JP
Japan
Prior art keywords
ram
task
initialization processing
area
initialization
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP1229276A
Other languages
Japanese (ja)
Inventor
Fumio Kongouji
金剛地 文雄
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Oki Electric Industry Co Ltd
Original Assignee
Oki Electric Industry Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Oki Electric Industry Co Ltd filed Critical Oki Electric Industry Co Ltd
Priority to JP1229276A priority Critical patent/JPH0392915A/en
Publication of JPH0392915A publication Critical patent/JPH0392915A/en
Pending legal-status Critical Current

Links

Abstract

PURPOSE:To move to objective application in a short time without waiting for the initialization processings of all RAMs by executing the initialization processing of the RAM with the sequence along the working format of a user and starting the work stepwise. CONSTITUTION:A RAM initialization processing means 3 executes the initialization of RAM area in a common area based on the leading address and end address of the common area. The RAM initialization processing means 3 next reads out the task of a first activation order from a task activation order table 2, reads out the leading address and end address of the corresponding task from RAM area information 1 and executes the initialization processing of the RAM area. When the initialization processing is finished, the task is activated by a task activating means 4 under the control of a monitoring means 5 and a correspondent work processing is executed. Afterwards, the divided RAM initialization processings are executed in the order along the flow of the work and moved to operation stepwise. Thus, after a power source is turned on, the objective work can be started in a short time.

Description

【発明の詳細な説明】 [産業上の利用分野] この発明はマイコン応用装置の電源投入時におけるRA
Mの初期化処理方法に関する。
[Detailed Description of the Invention] [Industrial Field of Application] This invention is directed to
This relates to an initialization processing method for M.

[従来の技術] マイコン応用装置は、電源投入時に初期化処理を実行す
るのが一般的である。初期化処理の内容は、ファームウ
ェアが実装されたROMのハッシュトータルチェック、
ワーキングメモリ・バッファメモリ等のRAMのライト
/リードチェック、機構部の異常の有無検出及びハード
ウエアの初期化処理、並びにファームウエアの初期化処
理から成っている。
[Prior Art] A microcomputer application device generally executes initialization processing when the power is turned on. The contents of the initialization process include a hash total check of the ROM in which the firmware is installed,
It consists of a write/read check of RAM such as working memory and buffer memory, detection of abnormalities in mechanical parts, hardware initialization processing, and firmware initialization processing.

第7図は従来のRAMの初期化方法を示したタイミング
チャートであり、図示のように全てのRAM領域につい
ての初期化処理が終了してから運用に移行している。
FIG. 7 is a timing chart showing a conventional RAM initialization method, and as shown in the figure, operation is started after initialization processing for all RAM areas is completed.

[発明が解決しようとする課8] 近年、マイコン応用装置は高機能化、複雑化してきてお
り、それに伴って初期化処理に要する時間、特にワーキ
ングメモリ、バッファメモリ等のRAM初期化時間が長
くなり、電源投入後、業務開始可能状態になるまでに時
間がかかるという問題点があった。
[Question 8 to be solved by the invention] In recent years, microcomputer-applied devices have become more sophisticated and complex, and as a result, the time required for initialization processing, especially the time required to initialize RAM such as working memory and buffer memory, has become longer. Therefore, there was a problem in that it took a long time to become ready to start work after the power was turned on.

この発明は、かかる問題点を解決するためになされたも
のであり、電源投入後所望の業務開始までの時間を短縮
化したRAMの初期化処理方法を提供することを目的と
する。
The present invention has been made to solve these problems, and an object of the present invention is to provide a RAM initialization processing method that shortens the time from power-on to starting a desired task.

[課題を解決するための手段] この発明に係るRAMの初期化処理方法は、通常、ユー
ザの業務形態は電源投入後複数の業務を同時に開始する
ことはなく、例えば特定の定型業務を開始してから順次
他の業務に移行することが多いことに着目して、初期化
対象となるR A M 領域をユーザの業務形態に合せ
て分割し、業務の流れに添サた順序で分割したRAM領
域の初期化処理を実行し、初期化処理が終了したRAM
領域のタスクを順次起動させることにより、段階的に運
用に移行するようにしたものである。
[Means for Solving the Problems] The RAM initialization processing method according to the present invention is applicable to users who normally do not start multiple tasks at the same time after turning on the power, for example, start a specific routine task. Focusing on the fact that users often move on to other tasks one after the other, the RAM area to be initialized is divided according to the user's business type, and the RAM is divided in the order in which it is divided in accordance with the flow of business. RAM that has undergone area initialization processing and has completed initialization processing
By activating the tasks in the area one after another, the system is able to transition to operation in stages.

[作 用] この発明においては、RAM初期化処理をユーザの業務
形態に合せて分割し、業務の流れに添った順序で分割し
たRAM初期化処理を実行し、段階的に運用に移行する
ので、電源投入後、短時間で目的とする業務を開始する
ことができる。
[Operation] In this invention, the RAM initialization process is divided according to the user's business type, and the divided RAM initialization processes are executed in the order that follows the business flow, and the operation is shifted to operation in stages. After the power is turned on, the desired work can be started in a short time.

[実施例] 第1図は本発明の一実施例に係るRAMの初期化処理方
法を示すフローチャートであり、第2図はその方法を実
施する装置の機能ブロック図である。第2図において、
(1)は各業務タスクが使用するRAM領域情報であり
、R A M領域情報とは各業務タスクに対応したRA
M領域の先頭アドレス及び最終アドレスを示す情報で、
タスクの個数分存在する。(2)はユーザの業務形態に
合せた各業務タスクの起動順位を示すタスク起動順位テ
ーブルで、タスクの個数分存在する。(3)はRAM領
域情報(1)に基づいてRAMを初期化するRAM初期
化処理手段である。(4)はRAM初期化処理手段(3
)によってRAMの初期化が終了したとき、タスク起動
順位テーブル(2)が示すタスクを起動する起動処理手
段であり、モニタ管理下におけるマクロ命令を実行する
。(5)はマルチタスク処理を実現する管理プログラム
を実行するモニタ手段である。
[Embodiment] FIG. 1 is a flowchart showing a RAM initialization processing method according to an embodiment of the present invention, and FIG. 2 is a functional block diagram of an apparatus that implements the method. In Figure 2,
(1) is RAM area information used by each business task, and RAM area information is the RAM area information that corresponds to each business task.
Information indicating the start address and end address of the M area,
There are as many tasks as there are tasks. (2) is a task activation order table showing the activation order of each business task according to the user's business type, which exists for the number of tasks. (3) is a RAM initialization processing means that initializes the RAM based on the RAM area information (1). (4) is the RAM initialization processing means (3
) is a startup processing means that starts the task indicated by the task startup order table (2) when the initialization of the RAM is completed, and executes a macro instruction under monitor management. (5) is a monitor means that executes a management program that realizes multitasking processing.

第3図は初期化の対象となっているRAMの各領域を示
す説明図である。図示のように、共通エリア(20)、
各業務に応じてタスク#1用エリア(2l)、タスク#
2用エリア(22)、タスク#3用エリア(23)、・
・・・・・タスク#n用エリア(2n)にそれぞれ分割
されている。
FIG. 3 is an explanatory diagram showing each area of the RAM to be initialized. As shown, a common area (20),
Area for task #1 (2l), task # according to each job
Area for task #2 (22), area for task #3 (23),
...Divided into areas (2n) for task #n.

第4図はRAM領域情報(1)の説明図である。FIG. 4 is an explanatory diagram of RAM area information (1).

このRAM領域情報(1〉には、最初に共通エリア(2
1〉の先頭アドレス及び終了アドレス(30)が格納さ
れ、次にタスク#1用エリア(2l)の先頭アドレス及
び終了アドレス(31〉、タスク#2用エリア(22)
の先頭アドレス及び終了アドレス(32)、タスク#3
用エリア(23〉の先頭アドレス及び終了アドレス(3
B)、・・・・・・タスク#n用エリア(2n)の先頭
アドレス及び終了アドレス(3n)が格納されている。
This RAM area information (1) includes the common area (2) first.
1> start address and end address (30) are stored, then the start address and end address (31>) of task #1 area (2l), and task #2 area (22).
Start address and end address (32), task #3
The start address and end address (3) of the area for
B), . . . The start address and end address (3n) of the area for task #n (2n) are stored.

第5図はタスク起動順位テーブル(2)の説明図である
。この実施例ではタスク#1、タスク#2、タスク#3
、・・・・・・タスク#nという順序で起動するものと
する。
FIG. 5 is an explanatory diagram of the task activation order table (2). In this example, task #1, task #2, task #3
, . . . It is assumed that the tasks are started in the order of task #n.

次に、第1図のフローチャートに従って第2図の装置の
動作説明をする。
Next, the operation of the apparatus shown in FIG. 2 will be explained according to the flowchart shown in FIG.

RAM初期化処理手段(3)は装置の電源投入により起
動される。そして、RAM初期化処理手段(3)は、第
4図の共通エリアの先頭アドレス及び!%了7ドレス(
30)に基づいて、第3図の共通エリア(20)のRA
M領域の初期化を行う(Sll)。ここで、RAM領域
の初期化とはチェックデータによるRAMのライト/リ
ードコンベアチェック及びイニシャルクリアの処理であ
る。
The RAM initialization processing means (3) is activated when the device is powered on. Then, the RAM initialization processing means (3) calculates the start address of the common area shown in FIG. 4 and ! % 7 dresses (
30), the RA of the common area (20) in Figure 3
Initialize the M area (Sll). Here, the initialization of the RAM area is a process of checking the write/read conveyor of the RAM using check data and initial clearing.

共通エリア(20)のRAM領域の初期化が終了すると
、RAM初期化処理手段(3〉は、次にタスク起動順位
テーブル(2)から起動順位第1位のタスク#1を読出
し、そしてRAM領域情報(1)から該当するタスク#
1の先頭アドレス及び終了アドレス(3l)を読み出し
、タスク#1用エリア(2{)のRAM領域の初期化処
理を行う(S12)。そのRAM領域の初期化処理が終
了すると、モニタ手段(5)の管理下におけるタスク起
動処理手段(4)によりタスク#1を起動させる(Sl
3)。このタスク#1はモニタ手段(5〉のディスパッ
チングサービスを受け対応した業務処理を実行する(S
l4)。
When the initialization of the RAM area of the common area (20) is completed, the RAM initialization processing means (3>) next reads task #1 having the first start order from the task start order table (2), and then loads the RAM area. Applicable task # from information (1)
The start address and end address (3l) of task #1 are read out, and the RAM area of the task #1 area (2{) is initialized (S12). When the initialization process of the RAM area is completed, task #1 is started by the task start processing means (4) under the control of the monitor means (5) (Sl
3). This task #1 receives the dispatching service of the monitoring means (5>) and executes the corresponding business process (S
l4).

その後、起動順位テーブル(2)から起動順億第2位の
タスク#2を読出して、タスク#2用エリア(22)に
ついて上述の処理を行って、タスク#2を起動させる。
Thereafter, task #2, which is ranked second in the startup order, is read out from the startup order table (2), and the above-described process is performed on the task #2 area (22) to start task #2.

同様にして、起動順位テーブル(2)の起動順位に従っ
て最終のタスク#nのRAM領域初期化が終了するまで
上述の処理が繰り返される(S15)。
Similarly, the above-described process is repeated according to the activation order of the activation order table (2) until the RAM area initialization of the final task #n is completed (S15).

第6図は上述の処理を表したタイミングチャートである
。共通エリアの初期化が終了した後、タスク#1用エリ
アが初期化された後その運用が開始され、また、タスク
#2用エリアが初期化された後その運用が開始されると
いうように、RAMの各タスク用エリアの初期化処理が
終了すると、その運用が順次開始されている。
FIG. 6 is a timing chart showing the above-mentioned processing. After the initialization of the common area is completed, the area for task #1 is initialized and its operation starts, and the area for task #2 is initialized and its operation starts, and so on. When the initialization process of each task area of the RAM is completed, its operation is started sequentially.

ところで、タスク起動順位テーブル(2)には、この実
施例ではタスクの個数分のタスク起動順位が存在してい
るが、起動順位をいくつかにグルービングして制御して
も良い。また、RAM領域情報(1)にはこの実施例で
はタスク毎に先頭アドレス及び最終アドレスが含まれ、
これらにより管理されているが、使用するRAM領域が
ランダムに分散する場合はアドレス情報をキュ一方式に
より管理しても良い。
Incidentally, in this embodiment, the task activation order table (2) includes task activation orders for the number of tasks, but the activation orders may be grouped into several groups for control. Further, in this embodiment, the RAM area information (1) includes a start address and a final address for each task,
Although address information is managed using these methods, if the RAM areas to be used are randomly distributed, address information may be managed using a queue method.

[発明の効果コ 以上のようにこの発明によれば、RAM初期化処理をユ
ーザの業務形態に添った順序で実行し、段階的に業務を
開始できるようにしたので、全てのRAMの初期化処理
を待つことなく、短時間で目的とする業務に移行できる
[Effects of the Invention] As described above, according to the present invention, RAM initialization processing is executed in the order according to the user's business type, and business can be started in stages, so that it is possible to initialize all RAM. You can move to the desired task in a short time without waiting for processing.

【図面の簡単な説明】[Brief explanation of drawings]

第1図はこの発明の一実施例に係るRAMの初期化処理
方法を示すフローチャート、第2図は第1図の方法を実
施する装置の機能ブロック図、第3図は初期化の対象と
なっているRAMの説明図、第4図はタスク毎使用RA
M領域情報の説明図、第5図はタスク起動順位テーブル
の説明図、第6図は第1図の処理を経時的に示したタイ
ミングチャート、第7図は従来のRAMの初期化処理方
法を経時的に示したタイミングチャートである。 (1)・・・タスク毎使用RAM領域情報(2)・・・
タスク起動順位テーブル (3)・・・RAM初期化処理手段 (4)・・・タスク起動処理手段 更ζ▼引IIIイ立テーフル 第5図 電源才丈入 電源8六 →t イ疋来7λ生のタイミンクチャート 第7図
FIG. 1 is a flowchart showing a RAM initialization processing method according to an embodiment of the present invention, FIG. 2 is a functional block diagram of a device that implements the method shown in FIG. An explanatory diagram of the RAM used, Figure 4 shows the RAM used by each task.
FIG. 5 is an explanatory diagram of the M area information, FIG. 5 is an explanatory diagram of the task activation order table, FIG. 6 is a timing chart showing the process of FIG. 1 over time, and FIG. 7 is a diagram of the conventional RAM initialization processing method. It is a timing chart shown over time. (1) ... RAM area information used for each task (2) ...
Task start order table (3)...RAM initialization processing means (4)...Task start processing means change Timing chart Figure 7

Claims (1)

【特許請求の範囲】 マイコン応用装置の電源投入時におけるRAMの初期化
処理の方法において、 初期化対象となるRAM領域をユーザの業務形態に合せ
て分割し、業務の流れに添った順序で分割したRAM領
域の初期化処理を実行し、初期化処理が終了したRAM
領域のタスクを順次起動させることを特徴とするRAM
の初期化処理方法。
[Claims] In a method for initializing RAM when power is turned on for a microcomputer application device, the RAM area to be initialized is divided according to the user's business style, and divided in an order according to the business flow. Execute the initialization process for the RAM area that was
A RAM characterized by sequentially starting tasks in an area.
How to initialize.
JP1229276A 1989-09-06 1989-09-06 Initialization processing method for ram Pending JPH0392915A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP1229276A JPH0392915A (en) 1989-09-06 1989-09-06 Initialization processing method for ram

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP1229276A JPH0392915A (en) 1989-09-06 1989-09-06 Initialization processing method for ram

Publications (1)

Publication Number Publication Date
JPH0392915A true JPH0392915A (en) 1991-04-18

Family

ID=16889576

Family Applications (1)

Application Number Title Priority Date Filing Date
JP1229276A Pending JPH0392915A (en) 1989-09-06 1989-09-06 Initialization processing method for ram

Country Status (1)

Country Link
JP (1) JPH0392915A (en)

Similar Documents

Publication Publication Date Title
JPH0392915A (en) Initialization processing method for ram
JPH01124042A (en) Line control system in virtual computer system
JPH0473900B2 (en)
JPH05241890A (en) Data trace system
JPH04175835A (en) Debugging system for operating system
JPH0358115A (en) Automatic key input device
JPH0362238A (en) Back-up system for decision of file capacity
JPH0581336A (en) Data base arithmetic processor
JPH02113363A (en) Time slice controlling system for multiprocessor system
JPS63298444A (en) Program patch system
JPH03103931A (en) Os switching system
JPH0398154A (en) Batch revision system for operating system of decentralized computers
JPH01292536A (en) Emulator for dealing with plural operation systems
JPS58168168A (en) Swap-in and swap-out system of terminal
JPH02259840A (en) Information processor
JPH01281557A (en) Load distributing system for computer processing
JPH02188858A (en) Job selecting process system
JPH01175049A (en) On-line updating system for file
JPS63170734A (en) Output mechanism for activity unit execution result in batch processing
JPH07262053A (en) Information processor
JPH0497464A (en) Off-line memory information transfer control system in communication processing equipment
JPS6316343A (en) Test system utilizing batch in interactive function test mode
JPH03265966A (en) Data analyzing device
JPS584477A (en) Control system for using pointer of plural operation devices
JPH02236741A (en) Logic simulator