JPH01292536A - Emulator for dealing with plural operation systems - Google Patents

Emulator for dealing with plural operation systems

Info

Publication number
JPH01292536A
JPH01292536A JP63123157A JP12315788A JPH01292536A JP H01292536 A JPH01292536 A JP H01292536A JP 63123157 A JP63123157 A JP 63123157A JP 12315788 A JP12315788 A JP 12315788A JP H01292536 A JPH01292536 A JP H01292536A
Authority
JP
Japan
Prior art keywords
command
routine
emulator
exclusive control
oss
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP63123157A
Other languages
Japanese (ja)
Inventor
Mutsumi Hashizume
橋爪　睦
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp filed Critical NEC Corp
Priority to JP63123157A priority Critical patent/JPH01292536A/en
Publication of JPH01292536A publication Critical patent/JPH01292536A/en
Pending legal-status Critical Current

Links

Abstract

PURPOSE:To increase the executing speed and at the same time to facilitate the exclusive control to other operation systems OS by using a BiOS (basic input/output routine) trap routine to trap the command given from an OS. CONSTITUTION:When a command is received from an OS11, for example, out of OS11-13, this command is trapped by a BiOS trap routine 21 of an emulator 2 for plural OSs. Then the exclusive control is carried out to other OSs via an exclusive control routine. Then the command is turned into an instruction against a BiOS3 by a command conversion/production routine 22 and this instruction is given to the BiOS3. The BiOS3 performs the normal processing to the hardware 4 and the control is shifted to an OS again. Thus a return code is converted into the one corresponding to the OS11 and sent back to the OS11. In such a constitution, a command is carried out with a single trapping action.

Description

【発明の詳細な説明】 〔産業上の利用分野〕 本発明は複数ＯＳ対応エミュレータに関し、特に異なっ
たＢｉａｓ（基本入出力ルーチン）を持つ複数のＯＳに
対するエミュレータに関する。DETAILED DESCRIPTION OF THE INVENTION [Field of Industrial Application] The present invention relates to an emulator compatible with multiple OSs, and particularly relates to an emulator compatible with multiple OSs having different Bias (basic input/output routines).

〔従来の技術〕[Conventional technology]

従来の複数ＯＳ対応エミュレータを第２図に示す。第２
図において５１，５２．５３はそれぞれが異るＯＳとそ
のＢｉａｓであり、６はｉ１０トラップルーチン、７は
ハードウェアである。FIG. 2 shows a conventional emulator compatible with multiple OSs. Second
In the figure, 51, 52, and 53 are different OSs and their biases, 6 is an i10 trap routine, and 7 is hardware.

ＯＳの１つのコマンドに対しＢｉａｓはｉ　／　。Bias is i/ for one OS command.

命令を複数発行しなければならず、コマンドによりｉ　
／　ｏ命令の数は異なる。従来のエミュレータでは、あ
るＯＳのＢｉａｓが最初のｉ　／　ｏ命令を発行したと
きｉ１０トラップルーチン６は、それをトラップし、そ
のｉ　／　ｏ命令が何のコマンドか判断し、あと何個の
ｉ　／　ｏ命令をトラップするかを認識し、次々にトラ
ップして、トラップしたｉ　／　ｏ命令は格納しておき
、１つのコマンドに対するすべてのｉ　／　ｏ命令をト
ラップし、格納したならば、他のＯＳとの排他制御を行
ってハードゥエア７にｉ　／　ｏ命令を発行していた。Multiple commands must be issued, and the command
The number of /o instructions is different. In a conventional emulator, when Bias of a certain OS issues the first I/O instruction, the i10 trap routine 6 traps it, determines what command that I/O instruction is, and determines how many more I/O instructions there are. It recognizes whether to trap o instructions, traps them one after another, stores the trapped I/O instructions, and once all I/O instructions for one command are trapped and stored, other OS It was issuing I/O commands to Hardware 7 under exclusive control.

〔発明が解決しようとする課題〕[Problem to be solved by the invention]

上述した従“来あ複数ＯＳ対応エミュレータは、ｉ１０
トラップ方式により、１つ１つのｉ　／　ｏ命令をトラ
ップしているがＯＳからの１つのコマンドによってｉ　
／　ｏ命令の数か異なっているので、′１つのコマンド
に対し何個のｉ　／　ｏ命令かを認識し、かつそのｉ　
／　ｏ命令をすべてトラップしなければならないので時
間かかかり、かつその間に他のＯＳからのｉ　／　ｏ命
令が発行されると排他制御が行ないにくいという欠点が
ある。The previous emulator that supports multiple OSs is i10.
The trap method traps each I/O instruction, but it is possible to trap each I/O instruction by one command from the OS.
Since the number of I/O instructions is different, it is necessary to recognize how many I/O instructions there are for one command and to
Since all /o instructions must be trapped, it takes time, and if an I/O instruction is issued from another OS during that time, it is difficult to perform exclusive control.

〔課題を解決する乍めの手段〕[Means to solve the problem]

本発明は、情報処理装置に格納された複数のＯＳを同時
に動作可能にするための複数ＯＳ対応エミュレータにお
いて、前記ＯＳのいずれかからコマンドが発行された時
に基本入出力ルーチンがトラップするとともに排他制御
ルーチンで前記ＯＳの他のものと排他制御を行い、コマ
ンド変換発行ルーチンでコマンドを対応する命令に変換
して前記情報処理装置上の基本入出力ルーチンに発行゛
　し、リターンコード変換返却ルーチンて前記情報処理
装置上の基本入出力ルーチンからのリターンコードを交
換して前記ＯＳのいずれかに返却することを特徴とする
。The present invention provides a multi-OS compatible emulator for enabling multiple OSs stored in an information processing device to operate simultaneously, in which a basic input/output routine traps when a command is issued from any of the OSs, and also performs exclusive control. The routine performs exclusive control with the rest of the OS, the command conversion issue routine converts the command into a corresponding command and issues it to the basic input/output routine on the information processing device, and the return code conversion return routine The present invention is characterized in that the return code from the basic input/output routine on the information processing device is exchanged and returned to one of the OSs.

〔実施例〕〔Example〕

次に、本西明について図面を参照して説明する。 Next, Akira Motonishi will be explained with reference to the drawings.

町図はゾ発明の一実施例を示すプロ・ン、り図である。The town map is a professional map showing one embodiment of the invention.

１、’１，１２．１３はそれぞれが異るＯＳを表わしユ
同時にｎ個のＯＳが動いているものとする６２は複数Ｏ
Ｓ対応エミュレータで、２．１はＢ１Ｏ５トラップルー
チン、２．２は排他制御ルーチン、２３はコマンド交換
発行ルーチン、２４はリターンコード交換返却ルーチン
である。３はＢｉａｓ（情報処理装置上の基本入出力ル
ーチン）であり、４はハードウェアである。1, '1, 12.13 each represents a different OS, and it is assumed that n OSes are running at the same time. 62 represents multiple OSs.
In the S-compatible emulator, 2.1 is a B1O5 trap routine, 2.2 is an exclusive control routine, 23 is a command exchange issue routine, and 24 is a return code exchange return routine. 3 is Bias (basic input/output routine on the information processing device), and 4 is hardware.

ます、０３ＩＩ〜１３のいずれか、例えは０８１１から
コマンドが発行された時に複数ＯＳ対応エミュレータ２
のＢｉａｓ）ラップルーチン２１がトラップし、排他制
御ルーチン２２で他のＯＳとの排他制御を行い、コマン
ド交換発行ルーチン２３でコマンドをＢ１０８３に対応
した命令に変換（ＢｉＯＳ３に対応したＯＳのコマンド
であれば変換の必要はない）し、ＢｉＯ３３にその命令
を発行し、Ｂ’１０３３からはハードウェア４に対し通
常の処理が行なわれ、再びＯＳに制御が移るためにリタ
ーンコード変換返却ルーチン２４でＢ１０８３からのリ
ターンコードを０８１１に対応しなリターンコードに変
換し、０８１１に返却する。When a command is issued from one of 03II to 13, for example 0811, multiple OS compatible emulator 2
Bias) wrap routine 21 traps it, exclusive control routine 22 performs exclusive control with other OS, and command exchange issue routine 23 converts the command into an instruction compatible with B1083 (even if it is a command of an OS compatible with BiOS3) Then, the instruction is issued to the BiO 33, normal processing is performed on the hardware 4 from B'1033, and in order to transfer control to the OS again, the return code conversion return routine 24 executes the command B1083. Converts the return code from 0811 to a return code that does not correspond to 0811, and returns it to 0811.

〔発明の効果〕〔Effect of the invention〕

以上説明したように本発明はＢｉａｓ’）う・リブルー
チンでＯＳからコマンドをトラップすることにより、１
つのコマンドで複数回トラップしなければならない従来
技術のｉ　／　ｏ　Ｔ−ラップ方式とは違い、１つのコ
マンドが１回のトラップですむので実行速度が早まり、
他ｏＳとの排他制御も行ないやずいという効果がある。As explained above, the present invention traps commands from the OS using the Bias') u/lib routine.
Unlike the conventional I/O T-wrap method, which requires one command to trap multiple times, one command requires only one trap, which speeds up execution.
It also has the advantage of providing exclusive control with other OSs.

【図面の簡単な説明】[Brief explanation of the drawing]

第１図は本発明の一実施例を示す構成ブロック図、第２
図は従来の複数ＯＳ対応エミュレータを表わしたブロッ
ク図である。 １１．１２．１３・・・ＯＳ，２・・・複数ＯＳ対応エ
ミュレータ、２・・・Ｂｉａｓ）ラップルーチン、２２
・・・排他制御ルーチン、２３・・・コマンド変換発行
ルーチン、２４・・・リターンコード変換返却ルーチン
、３・・・Ｂｉａｓ（基本入出力ルーチン）、４・・・
ハードウェア、５１，５２．５３・・・ｏ、　ｓとその
Ｂｉａｓ、６・・・ｉ　／　ｏ　）ラップルーチン、７
・・・バードウ゛エア。FIG. 1 is a configuration block diagram showing one embodiment of the present invention, and FIG.
The figure is a block diagram showing a conventional emulator compatible with multiple OSs. 11.12.13...OS, 2...Multiple OS compatible emulator, 2...Bias) wrap routine, 22
... Exclusive control routine, 23... Command conversion issue routine, 24... Return code conversion return routine, 3... Bias (basic input/output routine), 4...
Hardware, 51, 52. 53...o, s and its Bias, 6...i/o) wrap routine, 7
...Birdwear.

Claims (1)

【特許請求の範囲】[Claims] 　情報処理装置に格納された複数のＯＳを同時に動作可
能にするための複数ＯＳ対応エミュレータにおいて、前
記ＯＳのいずれかからコマンドが発行された時に基本入
出力ルーチンがトラップするとともに排他制御ルーチン
で前記ＯＳの他のものと排他制御を行い、コマンド変換
発行ルーチンでコマンドを対応する命令に変換して前記
情報処理装置上の基本入出力ルーチンに発行し、リター
ンコード変換返却ルーチンで前記情報処理装置上の基本
入出力ルーチンからのリターンコードを変換して前記Ｏ
Ｓのいずれかに返却することを特徴とする複数ＯＳ対応
エミュレータ。In a multi-OS emulator that allows multiple OSs stored in an information processing device to operate simultaneously, when a command is issued from one of the OSs, a basic input/output routine traps the OS, and an exclusive control routine traps the OS. Exclusive control is performed with other commands, a command conversion issue routine converts the command into a corresponding instruction, and it is issued to the basic input/output routine on the information processing device, and a return code conversion return routine converts the command into a corresponding instruction and issues it to the basic input/output routine on the information processing device. Convert the return code from the basic input/output routine to
An emulator that is compatible with multiple OSs and is characterized in that it can be returned to any one of S.
JP63123157A 1988-05-20 1988-05-20 Emulator for dealing with plural operation systems Pending JPH01292536A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP63123157A JPH01292536A (en) 1988-05-20 1988-05-20 Emulator for dealing with plural operation systems

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP63123157A JPH01292536A (en) 1988-05-20 1988-05-20 Emulator for dealing with plural operation systems

Publications (1)

Publication Number Publication Date
JPH01292536A true JPH01292536A (en) 1989-11-24

Family

ID=14853590

Family Applications (1)

Application Number Title Priority Date Filing Date
JP63123157A Pending JPH01292536A (en) 1988-05-20 1988-05-20 Emulator for dealing with plural operation systems

Country Status (1)

Country Link
JP (1) JPH01292536A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH04199355A (en) * 1990-11-29 1992-07-20 Hitachi Ltd Attached processor system

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH04199355A (en) * 1990-11-29 1992-07-20 Hitachi Ltd Attached processor system

Similar Documents

Publication Publication Date Title
US6625635B1 (en) Deterministic and preemptive thread scheduling and its use in debugging multithreaded applications
JP4486754B2 (en) Method for generating and executing a compressed program of a VLIW processor
JPH01292536A (en) Emulator for dealing with plural operation systems
JP2590872B2 (en) Task scheduling method
JPH0612253A (en) Microcomputer
JPH01145717A (en) Disk control system for plural os
JP2659410B2 (en) Execution suspension method of data flow computer
Petersen et al. Integration of VICbus, FDL, SCI and Ethernet in the CERN CASCADE data acquisition system
JPH0283628A (en) Multitask compiler processing system
JPH03172958A (en) Synchronous processing method, system and method for parallel processing, and parallel program generator
JPH0462093B2 (en)
JPH0764802A (en) Simulation device for real-time system
JPH03255535A (en) Central processing unit
JPS63158632A (en) System program execution system in interpreter system
JPH01189732A (en) Task start-up control method
JPS62147545A (en) Processing system for transfer instruction of information processor
JPS6121532A (en) Scheduling method
JPS584477A (en) Control system for using pointer of plural operation devices
JPH0588857A (en) Converting system for execute form file
JPH02178853A (en) File output control system
JPH02226428A (en) Device for generating multi-task processing program
JPH02113336A (en) Asynchronous exception acquisition system
JPH06161826A (en) Simulation system for data driving computer
JPS6182241A (en) Dividing system of procedure block
JPH03174622A (en) Disk duplexing control system