JPH037979B2 - - Google Patents
Info
- Publication number
- JPH037979B2 JPH037979B2 JP59127818A JP12781884A JPH037979B2 JP H037979 B2 JPH037979 B2 JP H037979B2 JP 59127818 A JP59127818 A JP 59127818A JP 12781884 A JP12781884 A JP 12781884A JP H037979 B2 JPH037979 B2 JP H037979B2
- Authority
- JP
- Japan
- Prior art keywords
- data
- way
- buffer memory
- group
- pages
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Landscapes
- Memory System Of A Hierarchy Structure (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP59127818A JPS616748A (ja) | 1984-06-21 | 1984-06-21 | リプレ−ス制御回路 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP59127818A JPS616748A (ja) | 1984-06-21 | 1984-06-21 | リプレ−ス制御回路 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS616748A JPS616748A (ja) | 1986-01-13 |
JPH037979B2 true JPH037979B2 (enrdf_load_stackoverflow) | 1991-02-04 |
Family
ID=14969418
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP59127818A Granted JPS616748A (ja) | 1984-06-21 | 1984-06-21 | リプレ−ス制御回路 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS616748A (enrdf_load_stackoverflow) |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP4720883B2 (ja) * | 2008-09-18 | 2011-07-13 | 株式会社豊田中央研究所 | 圧力センサ出力処理装置と圧力センサ装置 |
-
1984
- 1984-06-21 JP JP59127818A patent/JPS616748A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPS616748A (ja) | 1986-01-13 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP3620473B2 (ja) | 共有キャッシュメモリのリプレイスメント制御方法及びその装置 | |
US4181937A (en) | Data processing system having an intermediate buffer memory | |
EP0032956A1 (en) | Data processing system utilizing hierarchical memory | |
US4349875A (en) | Buffer storage control apparatus | |
JPS6180339A (ja) | メモリアクセス制御方式 | |
EP0093428B1 (en) | Buffer storage including a swapping circuit | |
US4594690A (en) | Digital storage apparatus including sections exhibiting different access speeds | |
JPH037979B2 (enrdf_load_stackoverflow) | ||
JPS5847784B2 (ja) | キ−記憶システム | |
JPS6012658B2 (ja) | スタック・メモリ装置 | |
JP3157673B2 (ja) | 仮想記憶システム | |
JP2994917B2 (ja) | 記憶システム | |
JPH03105452A (ja) | ネットワーク構成データ処理装置の重み保持方式 | |
JPH0652056A (ja) | キャシュメモリシステム | |
JPH04288647A (ja) | キャッシュメモリにおける置き換え制御装置 | |
JPH07152649A (ja) | メモリキャッシング方法及び装置 | |
JPS6134643A (ja) | バツフア制御方式 | |
JP3074897B2 (ja) | メモリ回路 | |
JPS63280356A (ja) | 仮想ディスク装置のバッファ管理方式 | |
JPH01102662A (ja) | 記憶装置 | |
JPH01237853A (ja) | データ管理装置 | |
JPS6029136B2 (ja) | バツフアメモリシステム | |
JPH046985B2 (enrdf_load_stackoverflow) | ||
JPH03229336A (ja) | ディスクキャッシュシステム | |
JPH08328960A (ja) | キャッシュメモリ装置 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
LAPS | Cancellation because of no payment of annual fees |