JPH0377539B2 - - Google Patents

Info

Publication number
JPH0377539B2
JPH0377539B2 JP60268506A JP26850685A JPH0377539B2 JP H0377539 B2 JPH0377539 B2 JP H0377539B2 JP 60268506 A JP60268506 A JP 60268506A JP 26850685 A JP26850685 A JP 26850685A JP H0377539 B2 JPH0377539 B2 JP H0377539B2
Authority
JP
Japan
Prior art keywords
shift
multiplier
multiplicand
register
result
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP60268506A
Other languages
English (en)
Japanese (ja)
Other versions
JPS62127941A (ja
Inventor
Shoji Nakatani
Koji Takao
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP60268506A priority Critical patent/JPS62127941A/ja
Publication of JPS62127941A publication Critical patent/JPS62127941A/ja
Publication of JPH0377539B2 publication Critical patent/JPH0377539B2/ja
Granted legal-status Critical Current

Links

JP60268506A 1985-11-29 1985-11-29 乗算装置におけるシフト方式 Granted JPS62127941A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP60268506A JPS62127941A (ja) 1985-11-29 1985-11-29 乗算装置におけるシフト方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP60268506A JPS62127941A (ja) 1985-11-29 1985-11-29 乗算装置におけるシフト方式

Publications (2)

Publication Number Publication Date
JPS62127941A JPS62127941A (ja) 1987-06-10
JPH0377539B2 true JPH0377539B2 (enrdf_load_stackoverflow) 1991-12-10

Family

ID=17459446

Family Applications (1)

Application Number Title Priority Date Filing Date
JP60268506A Granted JPS62127941A (ja) 1985-11-29 1985-11-29 乗算装置におけるシフト方式

Country Status (1)

Country Link
JP (1) JPS62127941A (enrdf_load_stackoverflow)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2675087B2 (ja) * 1988-07-28 1997-11-12 富士通株式会社 マイクロコンピュータ
US5442576A (en) * 1994-05-26 1995-08-15 Motorola, Inc. Multibit shifting apparatus, data processor using same, and method therefor
US5436860A (en) * 1994-05-26 1995-07-25 Motorola, Inc. Combined multiplier/shifter and method therefor

Also Published As

Publication number Publication date
JPS62127941A (ja) 1987-06-10

Similar Documents

Publication Publication Date Title
US5500812A (en) Multiplication circuit having rounding function
US6233597B1 (en) Computing apparatus for double-precision multiplication
JP3244506B2 (ja) 小型乗算器
US4866656A (en) High-speed binary and decimal arithmetic logic unit
EP0158530B1 (en) Nonrestoring divider
US5280439A (en) Apparatus for determining booth recoder input control signals
KR19980041798A (ko) 영상처리를 위한 명령을 지원하는 모듈 계산구조
JPH09269891A (ja) 部分積加算方法および装置、浮動小数点乗算方法および装置、浮動小数点積和演算方法および装置
JPH0375901B2 (enrdf_load_stackoverflow)
Lichtenau et al. Quad precision floating point on the IBM z13
US6675286B1 (en) Multimedia instruction set for wide data paths
EP0416308A2 (en) Rectangular array signed digit multiplier
US5195051A (en) Computation of sign bit and sign extension in the partial products in a floating point multiplier unit
US6338135B1 (en) Data processing system and method for performing an arithmetic operation on a plurality of signed data values
US4677583A (en) Apparatus for decimal multiplication
US20040010536A1 (en) Apparatus for multiplication of data in two's complement and unsigned magnitude formats
JPH0377539B2 (enrdf_load_stackoverflow)
US5870322A (en) Multiplier to selectively perform unsigned magnitude multiplication or signed magnitude multiplication
US4823300A (en) Performing binary multiplication using minimal path algorithm
JPH0540605A (ja) 浮動小数点乗算装置
US6704761B1 (en) Carry-save multiplier/accumulator system and method
JP3230349B2 (ja) １０進乗算器
JP2635696B2 (ja) 乗算命令処理方式
JPH0773022A (ja) ディジタル信号処理方法及びその装置
JPS62209621A (ja) 乗算装置

Legal Events

Date Code Title Description
LAPS Cancellation because of no payment of annual fees