JPH0375906B2 - - Google Patents

Info

Publication number
JPH0375906B2
JPH0375906B2 JP57110441A JP11044182A JPH0375906B2 JP H0375906 B2 JPH0375906 B2 JP H0375906B2 JP 57110441 A JP57110441 A JP 57110441A JP 11044182 A JP11044182 A JP 11044182A JP H0375906 B2 JPH0375906 B2 JP H0375906B2
Authority
JP
Japan
Prior art keywords
words
buffer memory
data
stored
word length
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP57110441A
Other languages
English (en)
Japanese (ja)
Other versions
JPS592283A (ja
Inventor
Satoshi Ishii
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nippon Electric Co Ltd filed Critical Nippon Electric Co Ltd
Priority to JP57110441A priority Critical patent/JPS592283A/ja
Publication of JPS592283A publication Critical patent/JPS592283A/ja
Publication of JPH0375906B2 publication Critical patent/JPH0375906B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
JP57110441A 1982-06-25 1982-06-25 バツフアメモリ制御装置 Granted JPS592283A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP57110441A JPS592283A (ja) 1982-06-25 1982-06-25 バツフアメモリ制御装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP57110441A JPS592283A (ja) 1982-06-25 1982-06-25 バツフアメモリ制御装置

Publications (2)

Publication Number Publication Date
JPS592283A JPS592283A (ja) 1984-01-07
JPH0375906B2 true JPH0375906B2 (es) 1991-12-03

Family

ID=14535796

Family Applications (1)

Application Number Title Priority Date Filing Date
JP57110441A Granted JPS592283A (ja) 1982-06-25 1982-06-25 バツフアメモリ制御装置

Country Status (1)

Country Link
JP (1) JPS592283A (es)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH08328941A (ja) * 1995-05-31 1996-12-13 Nec Corp メモリアクセス制御回路

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5514458A (en) * 1978-07-14 1980-01-31 Sanyo Electric Co Automatic controlling circuit for ice making machine
JPS5745641A (en) * 1980-08-29 1982-03-15 Nec Corp Buffer register

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5514458A (en) * 1978-07-14 1980-01-31 Sanyo Electric Co Automatic controlling circuit for ice making machine
JPS5745641A (en) * 1980-08-29 1982-03-15 Nec Corp Buffer register

Also Published As

Publication number Publication date
JPS592283A (ja) 1984-01-07

Similar Documents

Publication Publication Date Title
US6782465B1 (en) Linked list DMA descriptor architecture
US3938097A (en) Memory and buffer arrangement for digital computers
CA1286421C (en) Message fifo buffer controller
US4583163A (en) Data prefetch apparatus
US4914575A (en) System for transferring data between an interleaved main memory and an I/O device at high speed
US4151598A (en) Priority assignment apparatus for use in a memory controller
US4228500A (en) Command stacking apparatus for use in a memory controller
US4027288A (en) Self-managing variable field storage system for handling nested data structures
EP0386719B1 (en) Partial store control circuit
JP3317873B2 (ja) データ転送制御装置
EP0057096A2 (en) Information processing unit
JPH0375906B2 (es)
JPS6046447B2 (ja) トラツクバツフアメモリ方式
US7836222B2 (en) System and method for tracking messages between a processing unit and an external device
JPS6314386B2 (es)
US6847990B2 (en) Data transfer unit with support for multiple coherency granules
US5450543A (en) Flag-based high-speed I/O data transfer
JP2988048B2 (ja) 辞書情報常駐アクセス装置
JPH03296841A (ja) キャッシュ制御方式
JPS6235148B2 (es)
JPS5855526B2 (ja) バッファ・メモリ
JPS63245745A (ja) バツフア記憶制御装置
JP2552025B2 (ja) データ転送方式
JPH03100851A (ja) 先入れ先出し記憶装置
JPS59114657A (ja) マイクロコンピユ−タのメモリ用インタ−フエイス回路