JPH0374418B2 - - Google Patents
Info
- Publication number
- JPH0374418B2 JPH0374418B2 JP58223064A JP22306483A JPH0374418B2 JP H0374418 B2 JPH0374418 B2 JP H0374418B2 JP 58223064 A JP58223064 A JP 58223064A JP 22306483 A JP22306483 A JP 22306483A JP H0374418 B2 JPH0374418 B2 JP H0374418B2
- Authority
- JP
- Japan
- Prior art keywords
- binary
- output
- signal
- coefficient
- pair
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
- 230000000295 complement effect Effects 0.000 claims description 20
- 238000007792 addition Methods 0.000 description 30
- 238000010586 diagram Methods 0.000 description 7
- 230000005540 biological transmission Effects 0.000 description 4
- 238000000034 method Methods 0.000 description 3
- HCUOEKSZWPGJIM-IYNMRSRQSA-N (e,2z)-2-hydroxyimino-6-methoxy-4-methyl-5-nitrohex-3-enamide Chemical compound COCC([N+]([O-])=O)\C(C)=C\C(=N\O)\C(N)=O HCUOEKSZWPGJIM-IYNMRSRQSA-N 0.000 description 1
- 230000015572 biosynthetic process Effects 0.000 description 1
- 239000011248 coating agent Substances 0.000 description 1
- 238000000576 coating method Methods 0.000 description 1
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
- G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
- G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
- G06F7/4824—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices using signed-digit representation
Landscapes
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Engineering & Computer Science (AREA)
- Computational Mathematics (AREA)
- Mathematical Analysis (AREA)
- Mathematical Optimization (AREA)
- Pure & Applied Mathematics (AREA)
- Theoretical Computer Science (AREA)
- Computing Systems (AREA)
- General Engineering & Computer Science (AREA)
- Complex Calculations (AREA)
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| FR8219921 | 1982-11-26 | ||
| FR8219921A FR2536879A1 (fr) | 1982-11-26 | 1982-11-26 | Multiplieur binaire rapide |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS59109946A JPS59109946A (ja) | 1984-06-25 |
| JPH0374418B2 true JPH0374418B2 (US20060028730A1-20060209-C00010.png) | 1991-11-26 |
Family
ID=9279584
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP58223064A Granted JPS59109946A (ja) | 1982-11-26 | 1983-11-26 | ２進乗算装置 |
Country Status (5)
Families Citing this family (12)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CA1236220A (en) * | 1984-10-11 | 1988-05-03 | Sterling R. Whitaker | Multiplier circuitry using pass transistors |
| JPS62204332A (ja) * | 1986-03-04 | 1987-09-09 | Nippon Telegr & Teleph Corp <Ntt> | ２進冗長ｓｄコ−ドの２値符号化方式 |
| US5031136A (en) * | 1986-06-27 | 1991-07-09 | Matsushita Electric Industrial Co., Ltd. | Signed-digit arithmetic processing units with binary operands |
| US5153847A (en) * | 1986-06-27 | 1992-10-06 | Matsushita Electric Industrial Co., Ltd. | Arithmetic processor using signed digit representation of internal operands |
| US5206825A (en) * | 1987-05-27 | 1993-04-27 | Matsushita Electric Industrial Co., Ltd. | Arithmetic processor using signed-digit representation of external operands |
| US5115408A (en) * | 1988-01-29 | 1992-05-19 | Texas Instruments Incorporated | High speed multiplier |
| JPH01195574A (ja) * | 1988-01-29 | 1989-08-07 | Nec Corp | ディジタル信号処理装置 |
| US6396955B1 (en) * | 1998-06-25 | 2002-05-28 | Asahi Kogaku Kogyo Kabushiki Kaisha | Image compression and expansion device |
| US7203718B1 (en) * | 1999-10-29 | 2007-04-10 | Pentomics, Inc. | Apparatus and method for angle rotation |
| US7315879B2 (en) * | 2001-02-16 | 2008-01-01 | Texas Instruments Incorporated | Multiply-accumulate modules and parallel multipliers and methods of designing multiply-accumulate modules and parallel multipliers |
| US7562106B2 (en) * | 2004-08-07 | 2009-07-14 | Ternarylogic Llc | Multi-value digital calculating circuits, including multipliers |
| JP6324264B2 (ja) * | 2014-08-22 | 2018-05-16 | ルネサスエレクトロニクス株式会社 | 三値内積演算回路、三値内積演算処理プログラム、及び、三値内積演算回路による演算処理方法 |
Family Cites Families (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US3691359A (en) * | 1970-07-28 | 1972-09-12 | Singer General Precision | Asynchronous binary multiplier employing carry-save addition |
| US3730425A (en) * | 1971-05-03 | 1973-05-01 | Honeywell Inf Systems | Binary two{40 s complement multiplier processing two multiplier bits per cycle |
| DE2647262A1 (de) * | 1975-11-04 | 1977-05-05 | Motorola Inc | Multiplizierschaltung |
| US4153938A (en) * | 1977-08-18 | 1979-05-08 | Monolithic Memories Inc. | High speed combinatorial digital multiplier |
| JPS57141753A (en) * | 1981-02-25 | 1982-09-02 | Nec Corp | Multiplication circuit |
-
1982
- 1982-11-26 FR FR8219921A patent/FR2536879A1/fr active Granted
-
1983
- 1983-11-18 DE DE8383402232T patent/DE3373728D1/de not_active Expired
- 1983-11-18 EP EP83402232A patent/EP0110767B1/fr not_active Expired
- 1983-11-18 US US06/553,488 patent/US4628472A/en not_active Expired - Lifetime
- 1983-11-26 JP JP58223064A patent/JPS59109946A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| FR2536879B1 (US20060028730A1-20060209-C00010.png) | 1985-03-08 |
| EP0110767B1 (fr) | 1987-09-16 |
| DE3373728D1 (de) | 1987-10-22 |
| EP0110767A1 (fr) | 1984-06-13 |
| FR2536879A1 (fr) | 1984-06-01 |
| JPS59109946A (ja) | 1984-06-25 |
| US4628472A (en) | 1986-12-09 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US4168530A (en) | Multiplication circuit using column compression | |
| US5465226A (en) | High speed digital parallel multiplier | |
| US5956265A (en) | Boolean digital multiplier | |
| US5500812A (en) | Multiplication circuit having rounding function | |
| EP0239899A1 (en) | Multiplier array circuit | |
| EP0827069B1 (en) | Arithmetic circuit and method | |
| US5426598A (en) | Adder and multiplier circuit employing the same | |
| US4864528A (en) | Arithmetic processor and multiplier using redundant signed digit arithmetic | |
| JPH0555894B2 (US20060028730A1-20060209-C00010.png) | ||
| JPH0428180B2 (US20060028730A1-20060209-C00010.png) | ||
| JPH0374418B2 (US20060028730A1-20060209-C00010.png) | ||
| JPH06214755A (ja) | 乗算装置 | |
| US4748584A (en) | Parallel multiplier utilizing Booth's algorithm | |
| JPH0431412B2 (US20060028730A1-20060209-C00010.png) | ||
| US5070471A (en) | High speed multiplier which divides multiplying factor into parts and adds partial end products | |
| US4878192A (en) | Arithmetic processor and divider using redundant signed digit arithmetic | |
| JPH0160858B2 (US20060028730A1-20060209-C00010.png) | ||
| US5726926A (en) | Shifter for shifting floating point number utilizing arithmetic operation of redundant binary number, and adder containing the same | |
| US5675527A (en) | Multiplication device and sum of products calculation device | |
| US5497343A (en) | Reducing the number of carry-look-ahead adder stages in high-speed arithmetic units, structure and method | |
| JPH07508603A (ja) | 絶対値算術演算ユニット及び差動マルチプレクサ | |
| US4866655A (en) | Arithmetic processor and divider using redundant signed digit | |
| US4677583A (en) | Apparatus for decimal multiplication | |
| US4623872A (en) | Circuit for CSD-coding of a binary number represented in two's complement | |
| US4118786A (en) | Integrated binary-BCD look-ahead adder |
