JPH0373024U - - Google Patents
Info
- Publication number
- JPH0373024U JPH0373024U JP13445489U JP13445489U JPH0373024U JP H0373024 U JPH0373024 U JP H0373024U JP 13445489 U JP13445489 U JP 13445489U JP 13445489 U JP13445489 U JP 13445489U JP H0373024 U JPH0373024 U JP H0373024U
- Authority
- JP
- Japan
- Prior art keywords
- output
- data
- subtracter
- storage means
- converter
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 238000006243 chemical reaction Methods 0.000 claims 1
- 230000003111 delayed effect Effects 0.000 claims 1
- 238000001514 detection method Methods 0.000 claims 1
- 238000010586 diagram Methods 0.000 description 3
Description
第1図はこの考案の一実施例の構成を示すブロ
ツク図。第2図はこの考案の一実施例の作用の説
明を供する積分出力波形図。第3図は従来例の構
成を示すブロツク図。
1……バンドパスフイルタ、2……A/D変換
器、3……FIFO、4……デジタルマルチプラ
イヤ、5……デジタルフイルタ、6……D/A変
換器、11……リミツタ、12……積分器、13
……減算器。
FIG. 1 is a block diagram showing the configuration of an embodiment of this invention. FIG. 2 is an integral output waveform diagram illustrating the operation of an embodiment of this invention. FIG. 3 is a block diagram showing the configuration of a conventional example. 1...Band pass filter, 2...A/D converter, 3...FIFO, 4...Digital multiplier, 5...Digital filter, 6...D/A converter, 11...Limiter, 12... ...integrator, 13
...Subtractor.
Claims (1)
とするリミツタと、リミツタからの出力を積分す
る積分器と、積分器の出力をデジタル変換するA
/D変換器と、A/D変換器により変換されたデ
ータの隣接データの差を演算する減算器と、減算
器の出力データを一時記憶して所定時間遅らせて
出力する記憶手段と、減算器からの出力データと
記憶手段によつて遅らされたデータとを乗算する
乗算手段と、乗算手段の出力をD/A変換するD
/A変換手段とを備えたことを特徴とするデジタ
ルクオドラチユア検波回路。 A limiter that limits the amplitude of a frequency modulated signal to maintain a constant amplitude, an integrator that integrates the output from the limiter, and A that converts the output of the integrator into digital.
A/D converter, a subtracter that calculates the difference between adjacent data of data converted by the A/D converter, storage means that temporarily stores the output data of the subtracter and outputs it after a predetermined time delay, and the subtracter. a multiplication means for multiplying the output data from the storage means by the data delayed by the storage means; and D for D/A converting the output of the multiplication means.
1. A digital quadrature detection circuit comprising: /A conversion means.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP13445489U JPH0373024U (en) | 1989-11-21 | 1989-11-21 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP13445489U JPH0373024U (en) | 1989-11-21 | 1989-11-21 |
Publications (1)
Publication Number | Publication Date |
---|---|
JPH0373024U true JPH0373024U (en) | 1991-07-23 |
Family
ID=31681793
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP13445489U Pending JPH0373024U (en) | 1989-11-21 | 1989-11-21 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPH0373024U (en) |
-
1989
- 1989-11-21 JP JP13445489U patent/JPH0373024U/ja active Pending
Similar Documents
Publication | Publication Date | Title |
---|---|---|
FR2433855A1 (en) | HIGH FREQUENCY POWER AMPLIFIER PROVIDED WITH A MODULATION DEVICE | |
JPH0373024U (en) | ||
JPS6433218U (en) | ||
JPH03114080U (en) | ||
JPS63187413U (en) | ||
JPH01177618U (en) | ||
JPS63111031U (en) | ||
JPH02118871U (en) | ||
JPS6315043U (en) | ||
JPH0398585U (en) | ||
JPH0323381U (en) | ||
JPS5868747U (en) | AM interference wave detection circuit | |
JPS5888481U (en) | high frequency modulator | |
JPS60180142U (en) | signal transmission equipment | |
JPS59161731U (en) | microwave FM television signal receiver | |
JPH0360079U (en) | ||
JPS62162671U (en) | ||
JPS58141626U (en) | Single sideband receiver | |
JPH01152276U (en) | ||
JPS63153642U (en) | ||
JPH0359735U (en) | ||
JPS637820U (en) | ||
JPS62158672U (en) | ||
JPH0295914U (en) | ||
JPH02149442U (en) |