JPH0359736U - - Google Patents
Info
- Publication number
- JPH0359736U JPH0359736U JP12011189U JP12011189U JPH0359736U JP H0359736 U JPH0359736 U JP H0359736U JP 12011189 U JP12011189 U JP 12011189U JP 12011189 U JP12011189 U JP 12011189U JP H0359736 U JPH0359736 U JP H0359736U
- Authority
- JP
- Japan
- Prior art keywords
- digital
- switch
- analog converters
- series
- analog
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 238000006243 chemical reaction Methods 0.000 claims 1
- 238000010586 diagram Methods 0.000 description 2
Landscapes
- Analogue/Digital Conversion (AREA)
Description
第１図は本考案にかかるＤ／Ａ変換器の一実施
例の構成図、第２図は第１図の第１のスイツチを
すべて閉じたときの簡略図、第３図は従来のＤ／
Ａ変換器の内部構造を示す図である。
３１〜３４……Ｄ／Ａ変換器、４１〜４８，５
１〜５３……スイツチ、６……スイツチ駆動回路
、７１〜７４……デジタル信号出力回路。
Fig. 1 is a block diagram of one embodiment of the D/A converter according to the present invention, Fig. 2 is a simplified diagram of the D/A converter shown in Fig. 1 when all the first switches are closed, and Fig. 3 is a conventional D/A converter.
It is a figure showing the internal structure of an A converter. 31-34...D/A converter, 41-48,5
1-53...Switch, 6...Switch drive circuit, 71-74...Digital signal output circuit.
Claims (1)
る複数のデジタル・アナログ変換器と、 前記複数のデジタル・アナログ変換器のＬＯＷ
側の出力線と隣のデジタル・アナログ変換器のＨ
ＩＧＨ側の出力線の間にそれぞれ設けられた第１
のスイツチと、 各デジタル・アナログ変換器のＨＩＧＨ側とＬ
ＯＷ側の出力線に設けられた第２のスイツチと、 前記第１のスイツチを選択的に閉じることによ
り、複数のデジタル・アナログ変換器を直列接続
し、前記第２のスイツチを選択的に閉じて直列接
続したデジタル・アナログ変換器のうち、一端に
あるもののＨＩＧＨ側の出力端子と他端にあるも
ののＬＯＷ側の出力端子から、直列接続したデジ
タル・アナログ変換器の個数倍の変換出力を得る
スイツチ駆動回路と、 を具備したことを特徴とするデジタル・アナログ
変換器。[Claims for Utility Model Registration] A plurality of digital-to-analog converters having variable output ranges and outputting voltage signals; and LOW of the plurality of digital-to-analog converters.
side output line and the H of the adjacent digital-to-analog converter
The first one provided between each output line on the IGH side
switch, and the HIGH side and L side of each digital/analog converter.
By selectively closing a second switch provided on the output line on the OW side and the first switch, a plurality of digital-to-analog converters are connected in series, and the second switch is selectively closed. Of the digital-to-analog converters connected in series, from the HIGH-side output terminal of one end and the LOW-side output terminal of the other end, the conversion output is obtained times the number of digital-to-analog converters connected in series. A digital-to-analog converter characterized by comprising a switch drive circuit and the following.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP12011189U JPH0359736U (en) | 1989-10-13 | 1989-10-13 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP12011189U JPH0359736U (en) | 1989-10-13 | 1989-10-13 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPH0359736U true JPH0359736U (en) | 1991-06-12 |
Family
ID=31668200
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP12011189U Pending JPH0359736U (en) | 1989-10-13 | 1989-10-13 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPH0359736U (en) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2007127527A (en) * | 2005-11-04 | 2007-05-24 | Fujitsu Access Ltd | Range change-over controller |
-
1989
- 1989-10-13 JP JP12011189U patent/JPH0359736U/ja active Pending
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2007127527A (en) * | 2005-11-04 | 2007-05-24 | Fujitsu Access Ltd | Range change-over controller |
| JP4684853B2 (en) * | 2005-11-04 | 2011-05-18 | 富士通テレコムネットワークス株式会社 | Range switching control device |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| EP0281001A3 (en) | Circuit arrangement for converting digital tone signal values into an analogous tone signal | |
| JPH0359736U (en) | ||
| JPH0359731U (en) | ||
| JPH01177617U (en) | ||
| JPS61156321U (en) | ||
| JPH01169830U (en) | ||
| JPH0277929U (en) | ||
| JPS6160340U (en) | ||
| JPS63111022U (en) | ||
| JPH0255741U (en) | ||
| JPH0373040U (en) | ||
| JPS62114538U (en) | ||
| JPS643222U (en) | ||
| JPS637823U (en) | ||
| JPS62129815U (en) | ||
| JPH0316740U (en) | ||
| JPH02118374U (en) | ||
| JPS62177128U (en) | ||
| JPS6264034U (en) | ||
| JPH0188532U (en) | ||
| JPS61113592U (en) | ||
| JPH01162696U (en) | ||
| JPS6455484U (en) | ||
| JPH0221934U (en) | ||
| JPS62191230U (en) |